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Microfluidic convection cooling is a promising technique for future high power 
microprocessors, radio-frequency (RF) transceivers, solid-state lasers, and light emitting 
diodes (LED). Three-dimensional (3D) stacking of chips is a configuration that allows 
many performance benefits. A microgap with circulating fluid is a promising cooling 
arrangement that can be incorporated within a 3D chip stack. Although studies have 
examined the thermal characteristics of microgaps under both single-phase and two-phase 
convection, the characteristics and benefits of microgaps with surface enhancement 
features have not been fully explored. In this work, firstly, the single phase thermal/fluid 
characteristics of microgaps with staggered pin fin arrays are studied. The effects of the 
pin fin dimensions including diameter, transversal and longitudinal spacing, and height are 
investigated computationally and experimentally over a range of Reynolds number (Re) 
22-357. Micropin fin arrays investigated have pin diameter of 100 μm, pitch/ diameter 
ratios of 1.5 ~ 2.25, and height/ diameter ratios of 1.5 ~ 2.25. Correlations of friction factor 
(f) and Colburn j factor for these dense arrays of micro pins have been developed. 
Subsequently, microfluidic cooling with staggered pin fin arrays is employed in functional 
3D integrated circuit (ICs). Thermal and electrical performance of a CMOS chip in terms 
of temperature and leakage power under realistic operating conditions are studied. Both 
experimental and modeling results show that microfluidic cooling could significantly 
decrease the chip temperature and leakage power, thus increasing the chip performance. 
Lastly, two-phase cooling is studied with dielectric fluid HFE-7200 as a baseline with mass 
flux from 354.5 kg/m2-s to 576.3 kg/m2-s. Critical heat flux (CHF) increases with 
increasing mass flux but decreases with decreasing gap height. Nonuniform heating will 
 xix 
cause nonuniform flow with a decrease of mass flux in high power area, which decreases 
the thermal performance. The effects of fluid mixture (HFE-7200/Methanol) on thermal 
performance are studied with mass fraction of Methanol from 8.5% to 35.8%. A very small 
amount of addition of Methanol (8.5% mass fraction) can significantly increase the thermal 
performance due to the sharp decrease of saturation temperature, increase of effective 
thermal conductivity and latent heat. However, the Marangoni effect caused by the 











 The pursuit of multi-functionality and low cost for either military or consumer 
electronics, such as radio-frequency (RF) transceivers, solid-state lasers, light emitting 
diodes (LED), and future high power microprocessor, continues pushing up the power 
consumption and power density of these devices. For example, Gallium-nitride (GaN) high 
electron-mobility transistors (HEMT) have power densities many times higher than other 
power transistor technologies. The output power density of a N-polar GaN HEMTs with a 
drawn gate length of 0.7 μm and a gate drain spacing of 0.8 μm can be 12.1 W/mm [1], 
resulting in a heat flux of 1.5×106W/cm2. A pulse of sub-picosecond duration and petawatt 
(PW) power was first reached at the Lawrence Livermore National Laboratory in 1996, 
and the Jan USP laser developed there has a peak power intensity of 2×1020W/cm2 [2]. 
Another common example of a high heat flux device is the microprocessor for which the 
“Moore’s law” [3] has been the driving force for development [4]. The feature size has 
become smaller and transistor count increased with each technology node to improve IC 
functionality and performance, while decreasing costs [5]. From 1971 to 2012, the feature 
size decreased from 10 μm to 22 nm, the transistors count increased from 2,300 to 1.4 
billion, and the clock speed increased from 108 kHz to 2.9 GHz. At the same time, each 
transistor used about 5,000 times less energy and the price per transistor has dropped by a 
factor of about 50,000 [6]. The latest International Technology Roadmap for 
Semiconductors (ITRS) [7] shows that the transistor density on a logic chip was about 
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1,596 million/cm2 in 2013 and is projected to increase to 32,179 million/cm2 in 2026. While 
the transistor count is increasing, the packaging size continues to shrink due to the customer 
expectations for small form factor products and technology development [8]. Packaging 
technologies have evolved significantly from the early stage dual in-line package (DIP), 
and ball grid arrays (BGA), to more recent system-on-chip (SOC), system-in-package 
(SIP), package-on-package (PoP), and three-dimensional integrated circuits (3D ICs). 
           Although Moore’s law has proved its success in predicting the technology trends 
until recently, such scaling has now slowed down [9]. The 2012 update to the ITRS [7] had 
growth slowing and predicted that the transistor density will double only every three years 
after 2013. Several factors are behind this trend. First, the size of transistor cannot be 
miniaturized indefinitely since it will eventually reach the fundamental physical barrier 
[10]. If the thickness of gate oxide layer is less than four layers of silicon atoms, the current 
will penetrate through the gate oxide, which leads to the failure of the transistor. Secondly, 
the scaling of the transistor and interconnect are not developed in the same step. While the 
transistor becomes faster and smaller, the global interconnect does not. Indeed the 
interconnects have become a major bottleneck for high performance computing systems, 
instead of transistors [11]. Continuing to extend Moore’s law by increasing the transistor 
density in planar direction results in longer interconnects and increase in latency. It is 
reported that the interconnects latency will exceed that of transistor for interconnect length 
greater than 30 μm [11]. Also, the longer interconnects consume more power due to Joule 
heating. All of the above factors will cause degradation of the performance and reduce the 
expected benefits from scaling. 
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             Compared to 2D IC in which all the chips are in the same plane, the bare chips are 
stacked directly for 3D ICs. 3D ICs could overcome the problems associated with 2D IC 
[9-11], and thus promise continuation of Moore’s law in the out-of-plane direction. The 
vertical integration of chips could reduce the wire interconnection length by as much as 
50% [12]. The global RC delay could thus be reduced and the wire-limited clock frequency 
increased by 3.9 X [13]. Also, the wire-limited power consumption in the interconnection 
could also be reduced [13]. Wide bandwidth buses between functional blocks in different 
chips could be achieved [14]. Lastly, 3D integration allows realization of various 
heterogeneous technologies including memory, logic, radio frequency (RF), and 
optoelectronics within a single block, increasing package functionality and reducing size. 
1.1.1 Motivation for Microfluidic Cooling 
 Although the energy per transistor is decreasing because of the decreasing supply 
voltage, the total chip power is increasing due to the increase in transistor count. The power 
density is also increasing due to the decreasing packaging size. The power distribution on 
a die is usually non-uniform with some high power regions, hotspots with larger power 
density [15].  The power on a chip is continually increasing, and the maximum heat flux 
on an automotive electronics chip was about 240 W/cm2 in 2013. It is projected that the 
hotspot power density could be greater than 300 W/cm2 in 2015 [16]. If not effectively 
removed, it would result in high chip temperatures, which will increase the leakage power 
exponentially, degrade the computational performance, and possibly even accelerate 
failure of the device [17].  
             Thermal issues are extremely important for the 3D ICs development. As the 
number of chips in a 3D stack increases, the package heat flux based on the top surface 
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area increases. Also, as more components are put into the stack, the space available for 
cooling is reduced. Another problem is that insulation dielectric layers with low thermal 
conductivity exist between the chips, potentially leading to high temperature of the interior 
chips [18]. Heat dissipation non-uniformity on the chip can result in hotspot heat flux 10 
times or larger than the average level, which is a problem in planar architectures as well 
[19]. The high power density in the stack, if not removed, would result in high chip 
temperature and thermal stress, thus limiting the performance and reliability of the chip 
stack [20]. For CMOS circuits, each 10 ℃ increase in operating temperature, increases 
delay by almost 5% [21]. Lastly, the leakage power which does not contribute to 
computation increases exponentially with temperature [22]. 
             Thermal issues have been widely regarded as a key bottleneck for the continued 
development of microelectronics. Conventional backside air cooling cannot meet the 
thermal management requirements of planar and 3D devices. Microfluidic cooling with 
surface enhancement structures such as microchannels and micropin fin arrays have been 
developed for their superior heat removal capability [23].  
1.1.2 Challenges 
 Although microfluidic cooling has superior thermal performance, there are 
numerous challenges associated with this new technology. The move from air cooling to 
microfluidic cooling requires a significant change in the design and manufacturing 
processes. A key challenge is to integrate the microfluidic cooling at low cost without 
adversely impacting reliability. A closed flow loop with heat exchanger, pump, and 
reservoir is needed for microfluidic cooling. These components need to be packaged 
compactly, or the benefits of microfluidic cooling cannot be fully realized. Possible fluid 
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leakage and lack of mechanical strength can cause failure of the whole system and need to 
be addressed in a successful design. 
            A promising configuration for implementing microfluidic cooling is a microgap. 
The thermal performance of such microgap with surface enhanced structures needs further 
study. The maximum heat removal capability, factors impacting heat transfer performance, 
and techniques for heat transfer enhancement require further study. 
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1.2 Research Objectives 
 The overall objectives of this work are to experimentally and computationally study 
pin fin enhanced microgaps in a systematic manner to gain fundamental understanding into 
its transport characteristics, and explore the benefits of microfluidic cooling on temperature 
and leakage power reduction. With this in mind, the following specific goals and objectives 
are proposed: 
1. For single phase cooling, study the effects of Re, pin spacing, height, on the single 
phase pressure drop and heat transfer characteristics of micropin fin arrays. 
Develop correlations to predict the pressure drop and heat transfer coefficient. 
2. Develop a coupled power-thermal model for 3D ICs with microfluidic cooling, with 
the ability to model both temperature and leakage power. 
3. Experimentally demonstrate the benefits of microfluidic cooling on temperature 
and leakage power reduction. 
4. Study the two-phase flow regime, and thermal characteristics of HFE 7200/ 
Methanol mixtures. Compare the mixture results with single fluid results. 
1.3 Thesis Outline 
 The thesis is organized as follows: 
            Chapter 1 introduces the background and motivations for this work. The challenges 
associated with microfluidic cooling have been presented and the overall objectives and 
scope of this work are also discussed.  
            Chapter 2 reviews the existing state-of-art of both single phase, two phase cooling 
of pin fin enhanced microgaps, and their applications. Flow boiling with different fluids 
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and fluid mixtures are presented. Applications of microfluidic cooling in 3D ICs are also 
reviewed. 
            In Chapter 3, design and fabrication of the pin fin enhanced microgaps with 
integrated temperature sensors are presented.  A fabrication procedure is proposed and the 
fabrication challenges are discussed. Accordingly, the PCB and package design are also 
presented. A closed flow loop is built to test the characteristics of the pin fin enhanced 
microgaps. 
           Chapter 4 presents the results of the computational fluid dynamics (CFD) modeling 
of staggered pin fin enhanced microgaps under single phase cooling with DI water as the 
coolant. The numerical model is validated against experiments. The effects of the pin fin 
dimensions including diameter, transversal and longitudinal spacing, and height are 
investigated computationally and experimentally over a range of Reynolds number (Re) 
22-357. Micropin fin arrays investigated have pin diameter of 100 μm, pitch/ diameter 
ratios of 1.5 ~ 2.25, and height/ diameter ratios of 1.5 ~ 2.25. Performance of circular and 
square pin fin are compared. Correlations of friction factor (f) and Colburn j factor for these 
dense arrays of micro pins have been developed. 
           To demonstrate the benefits of microfluidic cooling, a compact thermal model of 
3D stacked ICs with integrated microfluidic cooling is presented in Chapter 5. Model 
validation is performed and illustrative cases studies are conducted. It is demonstrated that 
microfluidic cooling can achieve significant temperature and leakage power reduction. 
Experiment with a functional CMOS chip are conducted to compare the performance of 
air cooing and microfluidic cooling, which further proves the benefits of microfluidic 
cooling. 
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             Flow boiling experiments were performed with pure HFE 7200 and HFE 7200 – 
Methanol mixture and the results are discussed in Chapter 6. HFE 7200 has high electrical 
resistivity but low thermal properties. Addition of Methanol into HFE 7200 can decrease 
its saturation temperature significantly, increase the effective thermal conductivity and 
latent heat. However, the Marangoni effect has a negative effect on heat transfer. 







 Microfluidic cooling offers high surface area to volume ratio, large convective heat 
transfer coefficient (h), small mass and volume, and small coolant inventory. These 
attributes render the microfluidic heat sink very suitable for cooling such devices as high-
performance microprocessors, laser diode arrays, radars, and high-energy-laser mirrors 
[24]. In this chapter, earlier work on single phase, two phase and the applications of 
microfluidic cooling are reviewed. 
2.1 Single Phase Cooling 
            The microchannel heat sink cooling concept was first introduced by Tuckerman 
and Pease in the early 1980s [23]. They fabricated a rectangular micro-channel heat sink 
in a 1 x 1 cm2 silicon wafer. The channels had a width of 50 μm and a depth of 302 μm, 
and were separated by a 50 μm thick walls. Using water as cooling fluid, the microchannel 
heat sink was capable of dissipating 790 W/cm2 with a maximum substrate temperature of 
71 ℃  above the water inlet temperature and a pressure drop (∆P) of 214 kPa. Due to their 
inherent advantages, microchannel heat sinks have received considerable attention [25-29] 
since Tuckerman and Pease’s pioneering study. 
 However, significant temperature variations across the chip persist for conventional 
single pass parallel flow microchannel heat sink, since the heat transfer performance 
deteriorates in the flow direction in microchannels as the coolant heats up. Recent 
advancement in micromachining techniques allows more complex 3D microsize 
geometries to be fabricated directly into the high thermal conductivity materials that can 
be used as the substrates for miniature heat sinks. This makes it possible to explore 
structures that may be more effective in heat transfer enhancement than the parallel 
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microchannels. One such enhanced structure is micropin fin arrays with pin characteristics 
dimension of tens to hundreds of micrometers and height (Hp) to diameter (Dp) ratio from 
0.5 to 8. The flow disruptions provided by the separated pin fins increase the flow mixing 
and also can serve to break up the boundary layer [30]. 
            Thermal design and performance assessment of a micropin fin heat sink require a 
fundamental understanding and accurate prediction of ∆P and heat transfer in microsize 
short pin fin arrays. The thermal-hydraulic performance of micropin fin arrays and 
microchannel was compared in terms of total thermal resistance (Rtot) by Peles et al. [31]. 
At a ∆P of two atmospheres, the minimum Rtot was 0.0389 K/W, which corresponded to 
7.8 ℃ maximum wall temperature raise for 200 W/cm2 heat dissipation power, and 30.7 ℃ 
at 790 W/cm2 compared to 71 ℃ for microchannel cooling [23]. A recent study by 
Jasperson et al. [32] showed that the flow rate was a factor to determine whether 
microchannels or micropin fin arrays have better performance. In their study, 
microchannels and micropin fin arrays of same height and width (670 μm and 200 μm) 
were made on copper. Under a mass flow rate from 30 g/min to 90 g/min, the ∆P of 
micropin fin heat sink was always higher than that of microchannel heat sink and the 
difference increased with the flow rate. The convection thermal resistance (Rconv) of 
micropin fin heat sink was higher than that of microchannel heat sink at flow rate less than 
60 g/min and lower above 60 g/min. 
           The micropin fin arrays can be arranged in in-line or staggered configurations. 
Kosar et al. [33] experimentally studied and compared the ∆P associated with the forced 
flow of de-ionized water over staggered and in-line circular micro pin fins. The Dp was 100 
μm, Hp was 100 μm, longitudinal (SL) and transverse (ST) spacing were 150 μm. Under 
the same Re, the staggered configuration resulted in higher ∆P than the in-line 
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configuration. A more recent comparison study by Brunschwiler et al. [34] showed that 
under the same flow rate, in-line pin fin showed lower ∆P and higher thermal resistance 
than staggered pin fin. Another interesting finding was that in-line pin fin presented a flow 
regime transition, which manifested itself as an abrupt pressure gradient change and a local 
heat transfer maximum. The transition moved towards the inlet at increasing flow rate. 
            Due to the superior performance of staggered micropin fin arrays, considerable 
research has been done to study its thermal and hydraulic characteristics from different 
aspects, including the effects of Re, ST, SL, Hp, pin shape, tip clearance (tc). 
2.1.1 Effect of Re 
           Due to the small pin fin dimensions at the microscale, the flow regime is expected 
to be predominantly laminar. For a specific pin fin configuration, the heat transfer 
coefficient (h) and ∆P increase with Re. The non-dimensional friction factor (f), could be 




                                                        (2.1) 
where ρf is the fluid density, NL is the number of pins in the longitudinal direction, G is 
the maximum mass flux of the smallest cross section area.  
            The friction factor is comprised of two components, one accounting for the drag 
due to flow separation and the other stemming from shear stress [35]. As the fluid flows 
across the micropin fins, a thin boundary layer is formed at the pin surface. As Re increases, 
the boundary layer becomes thinner and flow separation is enhanced [35]. Kosar et al. [33] 
experimentally studied the pressure drop and f of circular micropin fin arrays and their 
results showed that f decreased with increasing Re, which was also observed by Prasher et 
al. [36], Short et al. [37] and Tullius et al. [38]. A change in the relationship of f to Re was 
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observed by both Kosar et al. [33] and Prasher et al. [36]. f was very sensitive to Re for Re 
<100 and was less sensitive to Re for Re >100. It was believed that some type of transition 
was happening around Re=100. Nusselt number (Nu) increased with Re, which is also 
observed by Prasher et al. [36], Tullius et al. [38] and Short et al. [39].  Similarly, two 
distinct regions of the Nu dependency on the Re separated by Re=100 had been identified 
[33, 35]. Kosar and Peles [40-41] attributed such dependency to two factors: endwall 
effects and a delay in flow separation. Flow separation was assumed to control the 
transition Re.  
2.1.2 Effect of Spacing 
         The effect of longitudinal spacing was evident when comparing the friction factors 
of micropin fin array with SL=150 μm and SL=350 μm [35]. Device with SL=150 μm had 
larger f than device with SL=350 μm, which suggested that densely populated pin fins lead 
to higher f.  This was because that wakes behind pin fins formed due to flow separation. 
For densely populated pin fins the wake generated downstream of a pin fin interacted more 
strongly with pin fins in the following row. As a result, f were higher for closely packed 
objects. This was also observed by Prasher et al. [36] and Short et al. [37]. However, Tullius 
et al. [38] showed an opposite trend. h of device SL=150 μm were greater than for device 
SL=350 μm over Re ranging from 30 to 112 [35]. This may be due to the pronounced wake-
pin fin interaction in SL=150 μm. Because of the dense spacing, the wake formed 
downstream a pin fin may interacted with the pin fins in the following row, so that mixing 
and heat transfer were enhanced. This was reflected as higher h in SL=150 μm. Since at 
low Re, the wake-pin fin interaction moderated, deviations between Nu of the two devices 
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diminished. Results of Prasher et al [36] agreed with observation in [35]. However, Both 
Tullius et al. [38] and Short et al. [39] showed that sparse pins had larger h.  
             Very little work studied the effect of ST on f and Nu. Prasher et al. [36] and Short 
et al. [37] reported an increasing f with decreasing ST while an opposite trend was presented 
by Tullius et al. [38]. Both Tullius et al. [38] and Short et al. [39] found that Nu increased 
with increasing ST. 
2.1.3 Effect of Aspect Ratio (Hp/Dp) 
             Ratio of Hp to Dp has a significant effect on the f. It was reported that the micropin 
fin arrays with lower HP/DP ratio produced higher f at the same pin densities and Re [33]. 
However, The HP/DP ratio effect reduced with increasing Re [33]. This was attributed to 
the endwall effect. Small aspect ratio devices were more affected by the hydrodynamic 
boundary layer imposed by the endwalls (wall pin interaction), resulting in increased 
viscous shear forces and therefore larger f were obtained [42]. The effect of pin fin Hp to 
Dp aspect ratio was significant for low Re and diminished at larger Re because of a thinning 
hydrodynamic boundary layer. Therefore, with the increase in Re, the deviation between 
smaller and larger Hp to Dp pillars moderated. The observation in [33, 42] agreed with 
Prasher et al. [36] for Re <100 and Short et al. [37]. However, f was reported to be increased 
with aspect ratio for Re>100 [36, 38]. 
             The dependence of the Nu on the Re was considerably more notable than for long 
pin fin as a result of endwall effects [33] since the end wall effects were significant at a 
low Re flow over short pin fins (1/2<HP/DP<6). Two intrinsically coupled physical factors 
adversely affected h at 10< Re<100 for flow over micropin fins: the thermal and 
hydrodynamic boundary layer established at the end wall and a delay in flow separation to 
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higher Re. The suppression of h was amplified with the reduction of H/D ratio and was 
more evident at low Re [40]. The results of Short et al. [39] showed that Nu decreased with 
increased aspect ratio. However, Koz et al. [43] did a parametric study on the effect of end 
walls on heat transfer and found that Nu increased with Re but not necessarily with HP/DP. 
Nu of various HP/DP ratios can show different trends when plotted against Re. Tullius et 
al. [38] found that Nu increased with aspect ratio. 
2.1.4 Effect of Tip Clearance 
          The clearance (tc) between the pin tip and wall was believed to affect the overall 
hydraulic and thermal performance of a given cooling system [44]. Introducing tip 
clearance resulted in a decrease in form drag and an increase in shear stresses at the walls 
[45]. The balance between the two determined the overall increase or decrease in f. A 
slightly increase in f with tc/DP =0.1 at high Re was observed [45]. As the tc increased 
further to tc/DP=0.3 and 0.4, f was decreased. The reduction in f with increasing tc was 
much more evident at higher Re. Moores et al. [46] also found that the overall pressure 
drop is initially increased with the introduction of tip clearances for tc/DP <0.1 and then 
decreased. 
            The pin fins tend to have relatively low height to diameter ratio due to the high h. 
So the pin tip area can represent a considerable portion of the total area of the array. 
Exposing the tips of the pin fins to the cooling fluid can increase the total heat transfer area. 
Also the tip clearance introduces a three dimensional behavior into the flow field around 
the pins and may change the local heat transfer rate. Moores and Joshi [47] reported an 
increase of heat transfer rate with the introduction of tc and attributed the enhancement 
primarily to the additional surface area exposed to the cooling fluid. Rozati et al. [45] 
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believed that tc affected h by eliminating viscosity dominated endwall effects on the pin, 
by eliminating the pin wake shadow on the end walls, by inducing accelerated flow in the 
vicinity of the top wall and the pin top, by reducing or impeding the development of the 
recirculating wakes, and by redistributing the flow along the height of the channel. For a 
tip gap of tc/DP =0.1, Nu decreased sharply. As tc/DP continued to increase, the Nu 
increased [45]. 
2.1.5 Effect of Pin Shape 
          Advanced microfabrication technologies enable researchers to explore the 
characteristics of micropin fins with different shape beside circular pins. The pins can be 
divided into two categories: streamlined pins like hydrofoil, and unstreamlined pins 
including circular, square, diamond, cone, triangle, hexagon, and ellipse. ∆P and heat 
transfer characteristics of square micropin fins were experimentally studied by Siu-Ho et 
al. [48] and Liu et al. [49]. Their results showed that both ∆P and h increased with 
increasing Re. A flow friction factor transition phenomenon appeared at Re~300 [49]. h 
had a higher value near heat sink inlet and decreased along the flow direction. This trend 
may be caused by entrance and streamwise heat conduction effects [48].  
           Micropin fins having sharp edges generated higher h than streamlined pin fins [35].  
This was associated with separation effects mitigated by sharp edges as well as extended 
wake regions, which increased the mixing and heat transfer. However, sharp edge pins 
resulted in larger f. The sharp edges enhance wake-pin interaction and introduced more 
pressure drop. A comparison between circular, diamond, square micropin fins with same 
hydraulic diameter, spacing and height by Kosar et al. [33] and Mita et al. [50] showed that 
circular micropin fins had smallest f. Hydrofoil pin fins with zero angle of attack resulted 
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in considerably lower f compared to circular pins, especially at high Re [42]. f of the 
hydrofoil device at a Re of 1,000 was around 7.5 times lower than that for the circular pin 
fin device. The difference in f continued to amplify as the Re increased above 1,000, 
primarily because crossflow over circular shape fins transitioned to turbulent flow (where 
the friction factor is less dependent on Re), while flow over the hydrofoil fins was well 
within the laminar flow regime. Therefore, the merits of using micropin fin device are 
dependent on the performance evaluation criterion used, as well as on the hydrodynamic 
conditions. In general, for a fixed pressure drop and pumping power, utilizing streamlined 
pin fin heat sink is favored at moderate pressure drops and flow rate, while for very high 
and lower pressure drops and flow rates pin fins promoting flow separation should be 
favored. For fixed mass flow rate, streamlined pin fins provided inferior performance. 
Table 2.1: Nu correlations-single phase. 
Ref. Phase Fluid Scale Correlation 
Prasher et 
al. [36] 






















Table 2.1 (continued). 
Ref. Phase Fluid Scale Correlation 
Short et 
al. [39] 
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Table 2.1 (continued). 
Ref. Phase Fluid Scale Correlation 
Liu et al. 
[49] 
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Table 2.2: f correlations-single phase. 
Ref. Phase Fluid Scale Correlation 
Kosar et 
al. [33] 











































































































Table 2.2 (continued). 
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2.2 Two Phase Cooling Using Flow Boiling 
             A key limitation of single-phase cooling is the bulk fluid temperature rise along 
the flow direction due to the sensible heating, which results in temperature non-uniformity 
on the chip. Flow boiling is an alternative approach for which the bulk fluid temperature 
depends on the saturation pressure. It has higher heat transfer coefficients, so reduced fluid 
flow rates are required [17]. The resulting smaller pressure drop can result in higher surface 
temperature uniformity. Two-phase micropin fin heat sinks that utilize arrays of micro size 
pin fins as internal heat transfer enhancement structures, and capitalize on latent heat 
exchange have recently emerged as a promising alternative to the popular two-phase 
microchannel heat sinks to meet the future high heat flux electronic cooling needs [55]. 
              The mechanisms of nucleate boiling and two-phase forced convection govern 
saturated flow boiling heat transfer [55]. The regime dominated by nucleate boiling is 
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usually associated with bubbly and slug flow. In this regime, liquid near the heated surface 
is superheated to a sufficient degree to sustain nucleation. h is dependent upon heat flux, 
but fairly independent of mass velocity and vapor quality. The general trend is increasing 
h with increasing heat flux due to intensification of nucleation. The regime dominated by 
two-phase forced convection, on the other hand, is often associated with annular flow. In 
this regime, nucleation is suppressed along the heated surface, and heat is transferred 
mainly by conduction across the liquid film and evaporation at the liquid-vapor interface. 
As such, h is dependent upon mass velocity and vapor quality, but less sensitive to heat 
flux. The general trend is increasing h with increasing mass velocity and vapor quality due 
to reduction in liquid film thickness along the heated surface. 
2.2.1 Flow Boiling with Pure Fluid 
            Qu and Siu-Ho [55] conducted experiments to measure coefficient for water 
saturated flow boiling in an array of staggered square micro pin fins. For a near saturated 
inlet, h was fairly constant in the high quality region, insensitive to both quality and mass 
velocity. Heat transfer in the low quality region was enhanced by inlet subcooling. The 
enhancement effect due to the inlet subcooling diminished with increasing quality. Two 
phase forced convection associated with annular flow was postulated to be the governing 
heat transfer mechanism. 
            Krishnamurthy and Peles [56] studied the flow boiling of water across a bank of 
circular staggered micropin fins, 250 μm long and 100 μm diameter with pitch-to-diameter 
ratio of 1.5. For mass flux G=364 kg/m2s at heat fluxes slightly above the onset of boiling, 
vapor formed at nucleation sites in the vicinity of the channel exit. The hydraulic resistance 
imposed by the pin fins forced the bubbles to oscillate between the pin fins. The sliding 
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motion of the bubble caused the thin liquid film between the surface and the bubble to 
evaporate and to form vapor cavity. High surface tension forces acting along the vapor-
liquid interface, low superficial liquid velocity, and hydraulic resistance of the pin fins 
caused these vapor cavities to remain stationary. With increasing heat flux, the vapor 
cavities grew, resulting in an increase in the local void fraction. This in turn increased the 
local superficial liquid velocity and, thus the drag force on the vapor cavity forcing the 
bubbles to propagate downstream. At higher heat fluxes, annular flow was established. The 
heat transfer coefficient moderately depended on the mass flux and was weakly dependent 
on the heat flux. This trend suggested that the dominant heat transfer mechanism was 
convective boiling, which was further supported by the presence of annular flow observed 
during flow visualization. This convective flow boiling was also observed by Isaacs et al. 
[57-58]. However, an experiment by Reeser et al. [59] found that the average heat transfer 
coefficient appeared almost independent of mass flux and increased with heat flux. 
             Due to the microscale flow passages and vapor production inside the heat sink, 
excessive pressure loss is always a concern, which can lead to elevated pumping power 
consumption and high operating cost. Konishi et al. [51] found that for a given mass flux, 
pressure drop increased rapidly with increasing exit vapor quality xe. For a fixed xe, 
pressure drop increased appreciably with increasing mass flux. Heat transfer coefficient 
was found to decrease sharply at low exit quality and low heat flux, and then plateaued at 
moderate to high exit qualities and heat fluxes [55]. However, Reeser et al. [59] showed 
that the average heat transfer coefficient increased monotonically as the xe increased from 
0% to 25%. It was also important to note that the inline and staggered data points nearly 
coincide over the entire range of qualities, implying that-contrary to conventional wisdom-
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neither the inline nor staggered array was significantly better than the other in terms of 
cooling performance in this parametric range. 
              The selection criteria for coolant for two phase cooling are different from single 
phase coolant due to the different working conditions. For example, operating pressure is 
a major consideration for two-phase cooling. The saturation temperature of water is 100 ℃ 
at atmosphere pressure, which is too high for CMOS chips to effectively utilize the benefit 
of latent heat. Although water is the best coolants, their high electrical conductivities make 
them difficult to use for direct chip level cooling. Dielectric fluids are electrically non-
conductive and therefore preferred over water for direct contact cooling. Fluorinerts are 
more inert, and over long usage durations may be a better choice from materials 
compatibility and reliability perspective for some applications with flow loops comprised 
of components such as metal tubing. R-123 was used as the fluid to study the boiling 
inception and pressure drop over a bank of micropin fin arrays 243 μm long with hydraulic 
diameter of 99.5 μm [41]. Boiling initiation was suppressed to high liquid superheat 
temperatures due to the hydrophilicity of the working fluid on silicon surfaces. R-123 has 
a near-zero contact angle on silicon, and as a result large nucleation cavities were flooded, 
which in turn gave rise to high liquid superheat at boiling inception. The delay in boiling 
to high superheats triggered a chain of periodic events. Once boiling is initiated, vapor 
burst instabilities are remarkable.  
          McNeil et al. [60] compared flow boiling heat transfer in in-line pin fin and plane 
channel using R113 at atmospheric pressure. The mass flux range was 50 – 250 kg/m2s and 
the heat flux range was 5 – 140 kW/m2. The measured heat transfer coefficients for the pin 
fin surface were slightly higher than those for the plate surface. Both were dependent on 
 25 
heat flux and reasonably independent of mass flux and vapor quality. Thus the heat transfer 
was probably dominated by nucleate boiling. The pin fin pressure drops were typically 7 
times larger than the plate values. 
          HFE-7200 has also been studied as a dielectric coolant [59]. Unlike the observed 
water behavior, the HFE-7200 data displayed an approximately 50% improvement in the 
average coefficient for the staggered array over the inline array, for much of the range of 
exit qualities. Most notable for both HFE-7200 array configurations, however, was the 
initial sharp decline in the average heat transfer coefficient from the lowest exit qualities 
to about 10%-15%, followed by a plateauing or mild increase up to exit qualities of 40%-
50% where it reached a local maximum. Finally, the average heat transfer coefficient 
deteriorated as the exit quality approaches 100%, possibly reflecting localized dryout in 
the pin fin arrays. 
           Ma et al. [61] studied the flow boiling heat transfer performance of FC-72 on silicon 
chips with micro-pin finned surface. Channel liquid velocities of 0.5, 1 and 2m/s were 
tested at inlet subcoolings of 15, 25 and 35 K. The micro pin finned surface had 
considerable heat transfer enhancement compared to a smooth surface. The CHF values 
for all the surfaces increased with fluid velocity and subcooling. And the effect of fluid 
velocity was more notable, especially for fluid velocity larger than 1 m/s. The CHF of the 
micro pin fin surface was more sensitive to the fluid velocity and liquid subcooling than 
that of the smooth chip. For a lower ratio of pin fin height to fin pitch and/or higher fluid 
velocity, the forced flow and heat transfer on the chip had a great effect on the bubble 
nucleation, and the entire micro pin finned surface was not completely covered with 
bubbles, creating a dominant convective heat transfer effect in the nucleate boiling region. 
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2.2.2 Flow Boiling of Mixtures 
           Fluid mixtures have been a research topic for boiling enhancement and studied 
extensively. A large body of work has focused on pool boiling of mixtures, and the 
enhancement mechanisms have been studied. Van Wijk et al. [62] studied the mixtures of 
water with aceton, alcohols, ethylene glycol and methylethylketone. A CHF enhancement 
was achieved at an optimum concentration. They concluded that this enhancement in CHF 
was due to reduction in the bubble departure diameters. McGillis and Carey [63] 
investigated pool boiling of mixtures of water with ethylene glycol, methanol, and 2-
propanol. Small addition of alcohol to water enhanced the CHF. The mixtures were 
classified into positive (more volatile component has lower surface tension), and negative 
(less volatile component has the lower surface tension) mixtures. Due to the differences in 
fluid volatility, preferential evaporation of one component occurred along the liquid-vapor 
interface of a binary mixture. The variation in concentration along the liquid – vapor 
interface resulted in a surface tension gradient (Marangoni effect). If the surface tension of 
the more volatile component was less than the surface tension of the less volatile 
component, the concentration gradient would generate a force that pulled the liquid toward 
the heated wall. If the surface tension of the more volatile component was greater than the 
surface tension of the less volatile component, a force that pulled the liquid away from the 
heated surface can be generated.  The study by Hovestreijdt [64] and Fujita and Bai [65] 
attributed the CHF enhancement to the Marangoni effect. Kandlikar and Alves [66] did 
pool boiling experiments using mixtures of water with ethylene glycol at low 
concentrations (1 -10 wt. %). The effects of surface tension gradients were negligible at 
low mixture concentrations, and they attributed the improvement in heat transfer 
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coefficient to the changes in contact angle and wetting characteristics of the mixture. Arik 
and Bar-Cohen [67] observed significant CHF enhancement using mixture of FC-72 and 
FC-40. They attributed the enhancement to the improvement in thermal properties of the 
mixture. 
             There exist a few studies on flow boiling of mixtures. Peng et al. [68] and Lin et 
al. [69] studied the flow boiling of water-methanol mixtures in microchannels. The CHF 
increased at low concentration but decreased as the concentration of methanol in water 
increased. The enhancement was attributed to the Marangoni effect. However, heat transfer 
degradation was also observed by other studies. Benett and Chen [70] observed a 
significant reduction in heat transfer coefficient for mixtures of water and ethylene glycol 
and attributed it to mass transfer effects. Kandlikar and Bulut [71] studied the flow boiling 
of ethylene glycol and water. The heat transfer performance deteriorated as ethylene glycol 
concentration increased. They also attributed the degradation to the mass transfer. 
Sathyanarayana [72] conducted flow boiling experiment with 20 wt. % mixture of HFE 
7200 – methanol in a microgap channel. The CHF enhancement was attributed to the 
smaller bubble departure diameter. 
2.3 Applications of Microfluidic Cooling 
           A key area for potential use of microfluidic cooling is 3D stacked microelectronics. 
Due to the compatibility of pin fin arrays with TSVs, 3D ICs structures with integrated 
microgaps with pin fin arrays have been developed (Figure 2.1) [73]. The microgaps with 
pin fins were fabricated on high power processors, and low power memory chips were 
stacked on the microgaps. Signal vias for interlayer communication were embedded in the 
pin fins. This 3D system allowed high performance communication between processors 
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and memory stacks, with low parasitic and low energy interconnects. Experiments showed 
that the staggered pin fin heat sink was able to provide a thermal resistance as low as 0.27 
Kcm2/W at a flow rate 70 ml/min [74].  
 
Figure 2.1: Schematic of micro pin fin heat sink with embedded signal vias [73]. 
          The coupled fluid flow and heat transfer, and the interplay between different tiers 
pose challenges for the modeling of heat transfer in 3D stack. In order to design single 
phase microfluidic cooling, accurate thermal modeling is needed. However, computational 
fluid dynamics/heat transfer (CFD/HT) based detailed numerical analysis methods, such 
as finite element or finite volume, need very fine mesh, and are time-consuming, and thus 
not suitable for thermal management of very complex 3D architectures. Compact or 
reduced thermal modeling is typically used to improve computational efficiency. Fast and 
accurate thermal circuit model for 3D ICs with integrated microchannel heat sink was 
proposed based on thermal circuit [75]. This model achieved more than 3,300x speedup 
with less than 5% error, in comparison with a commercial numerical finite volume 
simulation tool. However, it was only applicable to steady state conditions and numerical 
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pre-simulations were needed for every simulation executed, which further increased the 
calculation time. 
             3D-ICE was a transient compact thermal model, which took into account the 
effects of the inter-tier cooling through microchannel heat sink [76]. The advantage of 3D-
ICE was that it can predict the temporal evolution of chip temperatures. Only one node was 
used for each channel block, which reduced the problem size greatly. Empirical 
correlations for heat transfer coefficient were used, so no detailed convective heat transfer 
analysis was needed. However, the empirical correlations utilized were for fully developed 
flow and did not capture the developing flow regime.  
           Another technique to model the integrated microchannel cooling of 3D ICs was 
based on modeling the channel layer as a porous medium [77]. A porous medium model as 
in ref [77] was developed to analyze the thermal characteristics of 3D ICs with integrated 
microgaps. One limitation of the previous thermal resistance method [76] was that the grid 
size must be the same as the channel pitch. Using the porous medium model removed this 
limitation by homogenizing the channel layers. As such, it provided freedom to increase 
the grid size, resulting in faster simulations. 
         Currently, two-phase cooling modeling of 3D ICs has only been developed for 
microchannels [78-79]. A two-tier stack of logic and memory with integrated microchannel 
cooling under flow boiling condition was studied by numerical modeling [78]. The two-
phase microchannel cooling had distinct characteristics of a nonuniform temperature 
distribution, even under a uniform heating condition. The temperature increased along the 
channel in the liquid phase region due to sensible heating, and decreased in the two phase 
region due to decrease of the fluid saturation pressure along the channel. The junction 
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temperature had its peak at the onset of boiling due to the dramatic change in convective 
heat transfer coefficient from a liquid-phase region to a two-phase region. A 4-tier stack 
with Intel Core 2 Duo processors under two-phase cooling was studied [79]. Single-pass 
channel and dual-pass channel configurations were compared. Under the same pressure 
drop between the inlet and outlet, the dual pass configuration with short flow path had 
lower flow resistance.  
2.4 Summary 
           Compared to microchannels, thermal and hydraulic characteristics of pin fin 
enhanced microgaps remain relatively unexplored. When the pin diameter decreases to the 
range of interest in the proposed study (DP~100 𝜇𝑚), flow separation, endwall effects, and 
wake interaction become increasingly important in determining the pressure drop and heat 
transfer coefficient. The clearance between the tip and wall significantly changes the 
pressure drop. It is still unknown whether the appearance of clearance will increase or 
decrease the thermal performance. The heat transfer coefficient and pressure drop 
correlations existing in the literature were developed either for a specific pin dimensions 
or mini pins. They do not extrapolate well to the pin dimensions of interest. Also, the effects 
of pin spacing, height on pressure drop and heat transfer are contradictory in literature. It 
is very important to comprehensively investigate the effects of Re, HP, ST, SL and tc, and 
develop new correlations for pressure drop and heat transfer coefficient. 
           The benefit of microfluidic cooling can be demonstrated by both modeling and 
experiments. The main problems of the existing thermal modeling of 3D ICs incorporating 
microfluidic cooling are: (1) the power map is either assumed uniform or not realistic. 
When a specific application runs on a chip, the power should be non-uniform; (2) the 
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coupling effect between power and thermal is not included. Increased temperature could 
lead to higher consumption of power, due to increased leakage power. The leakage power 
raises the temperature further. So it is important to include the temperature dependent 
leakage power in the thermal model. For the experiment, there is no experiment 
demonstrating the advantage of microfluidic cooling in terms of temperature and leakage 
power reduction.   
           For the two-phase convection cooling with micro pin arrays, several studies exist 
for single fluids using water, R-123, or HFE-7200. Flow boiling of binary mixtures in 
micro-scale geometries has received little research attention so far. Changes in mixture 
properties with concentration might play an important role in boiling heat transfer in 
mixtures. The addition of another liquid can change the contact angle and wetting 
characteristics of the mixture. In the boiling of binary mixtures, evaporation of the more 
volatile component from the liquid-vapor interface is more intensive near the heating 
surface, and hence, concentration of the more volatile component in the liquid phase 
adjacent to the interface decreases toward the heating surface. This yields a surface tension 
gradient according to the concentration distribution along the liquid-vapor interface. So 
more volatile component with lower surface tension may cause CHF enhancement.  







DESIGN AND FABRICATION OF PIN FIN ENHANCED 
MICROGAP AND EXPERIMENTAL TEST FLOW LOOP 
           
           To study the characteristics of pin fin enhanced microgaps, device, package and test 
flow loop are required. This chapter introduces the design and fabrication of pin fin 
enhanced microgap, package and experimental flow loop and discusses the challenges of 
the fabrication. 
3.1 Mask Design 
          The pin fin enhanced microgaps includes staggered pin fin arrays, fluidic ports, 
heaters and temperature sensor, and electrical pads for wirebonding, each of which requires 
a mask. Figure 3.1 shows the layout of the gap with staggered pin fin array. Six devices are 
placed on a 4 inch wafer. The 1 cm × 1 cm staggered pin fin array is placed at the middle 
of the device. Six pins with diameter 200 um are used for structural support of the gap. 
Two pressure ports are designed to measure the pressure before and after the pin fin array. 









Figure 3.2: Mask design and schematic of the 4 heaters and 12 temperature sensors. 
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          Figure 3.2 shows the schematic and design of the heaters and temperature sensors. 
There are 4 heaters and 12 temperature sensors around the heaters to measure the 
temperatures at different locations. Both are serpentine structures and are made of Pt or Ni, 
for which the resistance changes linearly with temperature. The heaters are aligned with 
the staggered pin fin array. 
           Figure 3.3 shows the mask design of the electrical pads for heaters and temperature 
sensors. The electrical pads mask overlaps pads on the heaters and temperature sensors in 
Figure 3.2 to make sure most of the resistance is due to the serpentine structure. Thus very 
little heat is generated in the electrical pads. They are wirebonded to PCB to provide 
electrical connection. 
 
Figure 3.3: Electrical pads for heaters and temperature sensors. 
 36 
3.2 Fabrication Procedure 
           The pin fin enhanced microgap fabrication process starts with a double-side 
polished 4” silicon wafer with a thickness 500 μm (Figure 3.4). In the first step, a 2 μm 
thickness silicon oxide layer is deposited by Plasma Enhanced Chemical Vapor Deposition 
(PECVD) using Oxford PECVD, as an insulation layer. Then 0.2 μm thick platinum 
serpentine structure is deposited using evaporator with 0.03 μm thick titannium as adhesion 
layer. There are two kinds of serpentine structures: 4 as heaters, and 12 as resistive 
temperature sensors. A 0.5 μm copper layer is deposited as electrical pads with 0.03 um 
thick titanium as adhesion layer. In the next step, the wafer is taken through a 
photolithography step and a Reactive Ion Etching (RIE) process to remove the oxide and 
expose the silicon, which is etched to form the inlet, outlet, and fluid vias using the standard 
Bosch process in STS ICP, which alternates between a plasma etching step and passivation 
step. Then the wafer is flipped over, positive photoresist SPR-220 is spun and exposed to 
form a mask for the microgap. Then the wafer is etched using the Bosch process, and the 
deep microgap cavity with staggered micropin fin arrays is etched. Tencor P15 
profilometer is used to measure the depth of the microgap. Thereafter, the processed wafer 
is bonded with a 700 μm thick Pyrex (glass) wafer using SB6 anodic bonder, and the 
microgap samples are diced from the wafer using dicing saw. Figure 3.5 shows the top and 
bottom views of the fabricated device, and the SEM image of the staggered pin fin arrays. 
The dimensions of the fabricated device are 43 mm x 20 mm. The pin fin array is 1 cm by 
1 cm. The microgap includes pressure ports and fluid inlet and outlet, where fluid 
temperature and pressure can be measured. The micropin fin array sample is placed into a 
package which provides protection, heat insulation and fluid interconnection.  
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Figure 3.4: Fabrication  process for pin fin enhanced microgaps. 
 
(a) 
Figure 3.5: (a) Top view of the pin fin enhanced microgaps and scanning electron 




Figure 3.5 continued. 
3.3 Fabrication Challenges 
            The fabrication of the pin fin enhanced microgaps presents multiple challenges. 
The first comes from the fabrication procedure. In the present study, the fabrication is 
conducted in the order of oxidation, metallization, etching, and bonding. An alternative 
way is to do etching of the microgap first, then anodic bonding, oxidation, metallization, 
and lastly etching of the through hole. However, the oxidation process is a high temperature 
process with temperature up to 300℃. The bond is easily cracked due to the high 
temperature and mismatch of coefficients of thermal expansion between silicon and glass. 
An alternative way is to do the fabrication in the order of oxidation, etching, anodic 
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bonding, metallization, through-hole etching. This can avoid the high temperature process 
after the bonding. However, with the glass bonded with the Si wafer, the glass can block 
the heat transfer in the baking step of photolithography, which results in low quality of 
metallization.  
           To make sure the metal layer sticks to the device strongly, high qualities of the 
photolithography and exposure are required. So the baking time, baking temperature, 
exposure dose, and develop time need to be carefully monitored and controlled. Before the 
metallization using the e-beam evaporator, at least 2 min descum process is needed to make 
sure the residual of photoresist after the development is completely removed. Usually the 
photoresist pattern after the descum process needs to be examined under microscope. 
Similar procedures need to be followed when etching the pin fin array. 
             The reliability of the device depends on reliable bonding between the Si wafer and 
glass wafer. The surface must be carefully cleaned to remove particles contaminants before 
bonding. Usually, the wafer is cleaned by immersion into concentrated H2SO4 and H2O2. 
However, metal layers can be etched by the acid. So a 1 hour descum process is conducted 
by Oxford Endpoint RIE to clean the residual instead of using acid cleaning. An 
examination under microscope is followed to make sure that there are no visible particles 
on the wafer. In the current design, the bonding interface is smaller compared to the gap. 
So the tool pressure is set as high as 3 bar during the bonding process to make sure the 
bonding between the Si and glass is strong enough. The maximum pressure the device 




3.4 Microgap Package and PCB Design 
            A reliable package is needed to provide housing, insulation, sealing, and reliable 
fluidic interconnection. The package is made of Polyether ether ketone (PEEK). PEEK is 
chosen due to its excellent mechanical, chemical resistance properties, good insulation 
property (thermal conductivity 0.25 W/mK) and ability to withstand high temperature 
(melting point about 343℃). The length of the package is 6.4 cm, width 4 cm and height 
2.5 cm. Figure 3.6 (a) shows the isometric view of the package. A 1.2 mm deep cavity is 
made to provide housing for the microgap device since the thickness of the Si wafer is 500 
μm and glass wafer 700 μm. Four holes are drilled through the cavity to provide fluidic 
connections for inlet, outlet and pressure ports. O-rings are used for sealing. Copper tubes 
of 3.175mm diameter are used for fluidic connection of the package to the flow loop. Eight 
through-package holes are drilled for alignment with the PCB and connection with nuts. 
To measure the inlet and outlet fluid temperatures, 2 holes are drilled on the sides (Figure 











Figure 3.6 continued. 
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            Figure 3.7 shows the design of PCB using CircuitCAM software. The dimension 
of the PCB is 8.3 cm × 7cm. The spacing of the pad is the same as that of the heaters. A 
1.8 cm × 1.2 cm window is opened at the middle for visualization.  
 
Figure 3.7: Design of PCB illustrating the pads for soldering and wirebonding. 
         The device is aligned and fixed on the PCB by double sided tape. Then wirebonding 
is done using a semi-automatic wire bonder from West Bond, Inc. There are 10 wirebonds 
for each interconnection from the device to PCB for heaters to make sure the wirebonds 
can stand high voltage and current. For temperature sensors, only 2 wirebonds are done. 
Before the experiment, the temperature sensors are calibrated in a controlled temperature 
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oven. The PCB is flipped, aligned and connected to the package by nuts (Figure 3.8) to 





Figure 3.8: Assembly of device, package, and PCB (a) Device attached on PCB by 
double side tape, (b) PCB flipped and locked with package by nuts. 
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3.5 Flow Loop Design 
          A flow loop was built to test the thermal performance of single phase cooling of pin 
fin enhanced microgap. Figure 3.9 shows the experimental setup. It consists of pump, 
controlled temperature bath, flow meter, filter, metering valve, solid state pressure 
transducer (OmegaTM PX219), fine gage thermocouple (OmegaTM TMQSS-062E-6), 
micropin fin arrays with the package, air cooled heatsink, and 1000 ml stainless steel 
reservoir. Cole-Parmer digital gear pump (Model No. 75211-30) provides flow rates from 
5.52 ml/min to 331.2 ml/min through the microgap. A controlled temperature bath 
(LAUDA RM6) is used to control the fluid temperature at the inlet of the microgap. A 
calibrated McMillan S-114 flow meter is used to measure the volumetric flow rate. A 
Swagelok filter (pore size 15 μm) is used to keep the inlet water clean and prevent clogging 
of the microgap. A metering valve (SS-1RS4) is used to adjust the flow rate. An air-cooled 
heatsink is used to cool down the fluid from the exit of the microgap. The reservoir is open 
to atmosphere. All the tubing is 6.35 mm diameter stainless steel tube. Agilent N5752A 
DC power supply (600V/1.3A) is used to provide power to the heaters. Agilent E3620A 
dual output DC power supply (25V/1A) is used to provide power to the pressure transducer. 
Agilent 34970A data acquisition unit with 20 channel multiplex is used to record the data 




Figure 3.9: Flow loop for single phase cooling. 
 
Figure 3.10: Flow loop for two phase cooling. 
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         Due to the complexity of two phase cooling, the previous single phase flow loop is 
modified to meet the requirement of two phase cooling (Figure 3.10). A high speed camera 
(Phantom V211) is used to capture the boiling in the test section. To suppress the two phase 
flow instability, a high pressure drop right before the test section is needed. This is achieved 
by adding one more pump to elevate the pressure, while throttling the controlling valve 
[80] right before the test section. So a high pressure drop across the controlling valve is 
generated. The water bath is moved right after the test section and its temperature is set as 
1 degC. The vapor inside the test section elevates the pressure inside the device 
significantly. The low temperature in the water bath is used to make sure the vapor is 
condensed back to liquid completely and quickly before it enters the reservoir. The two 
phase flow loop is a closed system. So a vacuum port and a drain port are added. 
          Figure 3.11 shows the electrical circuit for the heaters. Each heater is connected with 
precision resistor (1 ±0.01 ohm) and the DC power supply. The precision resistors are 
connected into the circuit by solder. So about 0.05 ohm resistance is added to each resistor. 
This additional resistance is also checked by multimeter. When calculating the current 
through the heaters, these additional resistances need to be included. The power 
consumption of the precision resistors is negligible since the heater resistance is almost 
500 times that of precision resistor. By measuring the total voltage across the power supply 
and the voltage across the precision resistor, the total power dissipation can be calculated 
as: 












)                          (3.1) 
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Figure 3.11: Circuit diagram illustrating the measurement of the power dissipation of the 
heaters. 
 
3.6 Calibration and Measurement Uncertainty 
           The pressure transducers were calibrated using a pressure calibrator (OmegaTM 
DPI620). The voltage and pressure reading were recorded and correlated. The uncertainty 
in the measurement of pressure is 0.25% of the full scale value (30 psi). The uncertainty of 
the T-type thermocouples is ±0.5 ℃ [81]. The flowmeter was calibrated using standard 
bucket-stop watch method and the uncertainty is ±0.2 ml/min. The microgap height 
measurement uncertainty is ±6%. 
          To determine the temperature-resistance relationship, the temperature sensors were 
calibrated using an oven. A T-type thermocouple was attached to the device to measure the 
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surface temperature. The oven temperature was set to different values of temperature (20 
℃, 40 ℃, 60 ℃, 80 ℃, 100 ℃, 120 ℃, 135 ℃). All the chips during the experiment were 
calibrated by the above method. Figure 3.12 shows sample calibration curves. To make 
sure that the calibration curve does not change during the experiment, the temperature 
sensors were recalibrated after the experiments. For the devices used in the present study, 
the calibration curves were very stable. It was found that for some devices, the curves 
shifted for a few temperature sensors after experiments especially when the temperature 
was high (> 145 ℃). The mismatch of coefficients of thermal expansion between metal 
and silicon oxide layer at high temperature can lead to stress in the thin metal layer, which 
might cause irreversible structural changes. Before metallization, the silicon oxide surface 
must be cleaned to remove any particles of photoresist. The residual of photoresist between 
the metal and oxide layer can result in peel-off.    
 
Figure 3.12: Temperature sensor calibration curve. 
         The uncertainty in the measurement of the total voltage and precision resistor voltage 
was 14.7 mV and 0.015 mV, the uncertainty of the resistance of precision resistor was 0.01 
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ohm.  Following the uncertainty propagation procedure proposed by Kline and McClintock 
[82], the uncertainty of qtot was 0.46%. 
         To estimate the heat loss to the ambient, the device was drained of fluid. Low power 
(0~5W) was applied to the heaters and the sensor resistance and power were recorded. The 
average temperature of the 12 temperature sensors was obtained for each power increment. 
A linear relationship between average temperature and heat loss was formed. The heat loss 
to the ambient was found to be less than 5.4% of the total power dissipation for all the 
experiments. So the effective power dissipation of the heaters was given by: 
qeff = qtot − qloss                                          (3.2) 
 
3.7 Summary 
          In this chapter, the design and fabrication procedure of the pin fin enhanced 
microgaps, package, and PCB are presented. The challenges associated with the fabrication 
are discussed. The details of the experimental setup for both single phase and two phase 
cooling are described. The main observations of this chapter are as follows: 
(1)  The design and fabrication of pin fin enhanced microgaps is very challenging. Up to 4 
masks are required in the present study. The tradeoff of different fabrication processes, and 
the recipe parameters need to be considered to produce a reliable device.  
(2) The flow loop needs to be designed from by considering the entire system. The 
selections of the different components depend on parameters such as flow rate, and power. 
(3) Compared to single phase flow, two phase flow loop is much more complicated. Flow 
instability is a significant concern in designing the two phase flow loop.  
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CHAPTER 4 
SINGLE PHASE CONVECTION IN PIN FIN ENHANCED 
MICROGAP 
             
            Microfluidic cooling with microgaps with surface area enhancements such as pin 
fins can potentially achieve superior thermal performance. As such, the hydraulic and 
thermal characteristics of this configuration over parametric ranges of practical interest are 
important. Numerical modeling is proved to be applicable for the study of this kind of 
structure [54]. In this chapter, the hydraulic and thermal characteristics of micro pin fin 
array with different dimensions in the range Re (22~357) were studied numerically. The 
numerical model was validated against experimental results. Then correlations for friction 
factor and Colburn j factor were proposed. Performance of circular and square pin fin 
arrays were compared. 
4.1 Numerical Model  
           Figure 4.1(a) shows the schematic of the pin fin array. 50 columns of pin fins in the 
flow direction were modeled. The thickness of the chip base ts was 100 μm in the model. 
In order to simplify the model and save calculation time, only part of the geometry (Figure 
4.1(b)) were modeled using a symmetric boundary condition [83]. There was no gap 
between the pin tips and top wall. Number of pin fin columns in flow direction was still 
50. The inlet boundary condition was constant normal velocity. The outlet boundary 
condition was specified ambient pressure. The pin surface, and the top and bottom walls of 
the channel used non-slip wall condition. A symmetry boundary condition was applied 
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between the pin fins. An inlet plenum was added to avoid the high pressure gradient at first 
pin fin, and outlet plenum was added to prevent back flow. For the thermal boundary 
conditions, a uniform heat source was applied under the finned area. The top wall of the 
channel was assumed adiabatic. The flow was assumed to be steady, incompressible and 
laminar [52]. Silicon was used as the chip material and DI water was used as the coolant. 









Figure 4.1 continued. 
 
           The flow was assumed steady state and laminar. Buoyancy force was assumed 
negligible. Material properties were constant. The basic governing equations were [84]: 
Continuity equation: 
∇ ∙ (𝑢) = 0                                                (4.1) 
Conservation of momentum: 
𝜌(𝑢 ∙ ∇𝑢) = −∇𝑃 + 𝜇∇2𝑢                                   (4.2) 
Conservation of energy: 
𝜌𝐶𝑝(𝑢 ∙ ∇𝑇) = 𝑘∇
2𝑇                                       (4.3) 
 
           Table 4.1 shows the material properties used in the modeling. Water properties at 
25 ℃ were used. 
 









(𝑃𝑎 ∙ 𝑠) 
Silicon 2330 149 707  
Water 997 0.5945 4183 0.0008936 
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           Table 4.2 shows all the scope of the parametric study performed. The ratio of pin 
spacing to diameter, height to diameter varied from 2.25 to 1.5. The Re varied from 22 to 
357. 
Table 4.2: Summary of simulations performed. 
𝐷𝑝(𝜇𝑚) 𝑆𝑇(𝜇𝑚) 𝑆𝐿(𝜇𝑚) 𝐻𝑐(𝜇𝑚) Re 
100 225 200 200 22~357 
100 200 200 200 22~357 
100 175 200 200 22~357 
100 150 200 200 22~357 
100 200 225 200 22~357 
100 200 200 200 22~357 
100 200 175 200 22~357 
100 200 150 200 22~357 
100 200 200 225 22~357 
100 200 200 200 22~357 
100 200 200 175 22~357 
100 200 200 150 22~357 
 
             ANSYS Fluent was used for the modeling. An upwind scheme with SIMPLE 
algorithm [85] was applied to discretize and solve the governing equations. A sweep 
method was used to generate the structural mesh (Figure 4.2). Fine meshes were generated 
around the pin fins and near the top and bottom of the channel. The convergence criteria 




Figure 4.2: Front view of a section of the numerical mesh with a body size 6 μm. 
           For the mesh independence study, five different values were used. Table 4.3 shows 
that when number of elements increased from 2630k to 2900k, the pressure drop decreased 
only 0.33%. The bottom average temperature for the heat source area changed less than 
0.01 K. So 2630k elements were used. 
Table 4.3: Mesh independence study of the staggered pin fin array model. 
Number of 
elements 
Pressure drop (Pa) Bottom average temp 
(K) 
710k 25048 328.262 
1080k 24471 328.397 
1440k 24668 328.351 
2630k 24361 328.353 
2900k 24280 328.357 
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4.2 Data Reduction 
           Current literature uses either pin fin diameter (DP) or hydraulic diameter (Dh) as the 
characteristic dimension in the definition of Re and f. In the present study the pin fin 




                                                     (4.4) 




                                                   (4.5) 
Apin was the cross-sectional area of the pin, 
𝐴𝑝𝑖𝑛 = 𝑊𝑝𝑖𝑛𝐿𝑝𝑖𝑛                                             (4.6) 
where 𝑊𝑝𝑖𝑛 was the width of the pin and 𝐿𝑝𝑖𝑛 was the length of the pin. In this study 𝑊𝑝𝑖𝑛 
= 𝐿𝑝𝑖𝑛. 
Ppin was the cross section perimeter of the pin, 
𝑃𝑝𝑖𝑛 = 2𝑊𝑝𝑖𝑛 + 2𝐿𝑝𝑖𝑛                                          (4.7) 







                                      (4.8) 
where Hc was the height of channel. In this work, no clearance between the fin tip and top 
wall was considered. So the channel height Hc was equal to the pin fin height HP. NT was 
the number of pins in the transversal direction. And W was the chip width. 




2                                                         (4.9)                                                                         
where ∆P was the pressure drop, and L was the chip length.                                                                        
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            Nu was derived by a thermal resistance method [36]. An average heat transfer 





                                                      (4.10)                                                                                 
where kf was the thermal conductivity of the fluid. 







                                              (4.11) 
          The Colburn j factor 
j = StPr
2
3                                                     (4.12) 







                                          (4.13)                                                             
where Q was the total power applied on the heating surface, Ts,avg was the average 





                                                (4.14)                                                        
Tin was the inlet fluid temperature and Tout was the outlet fluid temperature which could 
be calculated by: 
Q = ṁCP(Tout − Tin)                                          (4.15)                                                                      
where ṁ was the mass flow rate and CP was the specific heat  of the fluid.  
           R consisted of two parts: Rcond, the conduction resistance through the silicon 





                                                       (4.16)                                                                
where ts was the silicon substrate thickness, ks was the thermal conductivity of silicon 
substrate, L was the longitudinal length of the chip. The convection resistance was defined 
by: 

















                     (4.18)                              
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                                                             (4.20)                                                              
where P was the perimeter of the fin and A the cross-sectional area of the fin. In order to 
obtain h̅, iterations were needed. 
4.3 Model Validation with Experimental Results 
            The previous numerical model was validated against experimental results. The 
fabrication of microgaps and experimental setup are described in Chapter 3. The pump 
circulated the fluid through the controlled temperature bath which maintained the fluid 
temperature at the device inlet to be about 20 ℃. The loop was adjusted to get the desired 
inlet temperature and mass flowrate. The data was recorded at steady state. The inlet 
temperature was maintained at 20 ± 1℃. Re range was from 39 to 221. Two types of 
experiments were conducted: (1) pressure drop measurement without power, (2) pressure 
drop and temperature measurement with effective power input at 50W ± 1 W. A 
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symmetric model with the same inlet temperature, mass flowrate, power input, dimensions, 
materials were built at the same time.  
          For the experiments with power input, since the numerical model only considered 









 from the 
experiment were compared with the predicted temperatures at the selected locations along 
the flow direction as shown in Figure 4.3.  
 
Figure 4.3: Schematic illustrating the location of temperature sensors. 







                                       (4.21) 
where  V ̇ was the volume flowrate measured from the flowmeter, and  𝐴𝑖𝑛 the cross section 
area of the channel. 







|𝑁1                               (4.22) 
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           Figure 4.4 shows the pressure drop comparison between experiment and modeling 
at Re 39~221 with three different pin fin dimensions without power dissipation. Figure 4.5 
and Figure 4.6 show the pressure drop and temperature at selected locations (beginning of 
pin arrays, middle of pin arrays, and end of pin arrays). In Figure 4.6 (a), there is a cross-
over between modeling and experiment results, which might be due to the entrance 
geometry. The cross section of the inlet plenum expands along the flow direction, which 
cannot be captured by the simplified model. Overall, the comparison between the 
numerical and experimental data shows excellent agreement producing MAE of pressure 
5%, and of temperature 2.9%. In the present study, the experiment was performed with Re 
lower than 221. As Re increases, the pressure inside the device also increases which can 




Figure 4.4: Pressure drop comparison between experiment and modeling without power 






Figure 4.4 continued. 
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Figure 4.5: Pressure drop comparison between experiment and modeling at power input 
50 W.  
 
(a) 
Figure 4.6: Temperature comparison between experiment and modeling at power input 






 , (c)  
𝑇𝑆5+𝑇𝑆6
2






Figure 4.6 continued.  
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4.4 Parametric Study Results 
              These existing correlations in Table 2.2 show different and even opposite trends 
of f with pin fin dimensions and Re. So the effect of pin fin dimensions and Re on f were 
studied by numerical modeling. 
               Figure 4.7 shows the velocity contour and vector plot around pins, as Re increased 
from 11 to 267.7. It can be seen that as the Re increased, the wake interaction increased 






Figure 4.7: Velocity contours and vector showing the flow separation and circulation, (a) 













Figure 4.7 continued. 
 
           As Re continued to increase, the flow circulation became even stronger. Velocity 
fluctuations started to occur. Transient simulation was done to monitor the velocity at the 
center of the symmetric model with initial velocity as 0 and time step size 2 μs. Figure 
4.8(a) shows that at Re 267.7 the velocity fluctuated initially and after certain time steps 
the fluctuation disappeared, which indicated that the flow became steady. However, at Re 






Figure 4.8: Velocity fluctuation at the center of the symmetric model, (a) Re=267.7, (b) 
Re=312.4. 
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            Figure 4.9 shows the modeling results of f, which decreases as Re increases. At 
very low Re<30, f was very sensitive to Re. At high Re, it became less sensitive. The 
exponent relating f with Re decreased from -0.894 to -0.440. This could explain why the 
friction factor correlations in table 2.2 show different trend with Re. At low Re, the 
boundary layer was thick so increase of Re can cause a dramatic change of f. At high Re, 
the boundary layer was thinner. So further increase of Re did not affect f significantly. 
Prasher et al. [36] showed the trend change, however at much lower Re. Data in Moores 
and Joshi [47], Short et al. [37], and Tullius et al. [38] mostly fell in Re>100. Effects of Re 
with other dimensions were also studied. 
 
Figure 4.9: Friction factor versus Re. 
           In order to investigate the effect of ratio of pin fin height to diameter on the friction 
factor, the diameter, transversal and longitudinal spacing were kept fixed as seen in Table 
4.2. Figure 4.10 shows that as the pin fin height decreased, f increased. This was because 
as the pin fin height decreased, the end wall effect became larger. This negative trend (f 
increases as pin fin height decreases) was also observed by Mita et al. [86] and Moores and 
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Joshi [47]. Prasher et al. [36] ’s correlation at Re<100 showed a negative trend, but positive 
trend (f increases as pin height increases) at Re>100. In the present study, the trend was 
negative even at Re=357. Tullius et al. [38] showed a positive trend. 
 
Figure 4.10: Friction factor versus ratio of pin fin height to pin diameter. 
            
Figure 4.11: Friction factor versus ratio of transversal spacing to pin diameter. 
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          Figure 4.11 shows that as the transversal spacing decreased, f increased. This was 
because as the transversal spacing decreased, it caused increased blockage to the fluid flow, 
which increased the pressure drop and thus the friction factor. Moores and Joshi [47] did 
not incorporate this into their correlation due to limited experimental data. Prasher et al. 
[36] only observed this negative trend at Re>100. Their correlations showed a positive 
trend at Re<100 which was not reflected by present modeling results. Short et al. [37] 
showed this negative trend, while Tullius et al. [38] showed a positive trend. 
            Figure 4.12 shows that as the longitudinal spacing decreased, friction factor 
increased. As the pins moved closer, the interaction between upstream and downstream 
pins became stronger. Both Short et al. [37] and Prasher et al. [36] also observed this trend. 
However, Tullius et al [38] showed a positive trend.  
 
Figure 4.12: Friction factor versus ratio of longitudinal spacing to pin fin diameter. 
           Based on the simulations performed, a correlation for the friction factor for micro 
pin fin array was proposed. Table 4.4 shows the coefficients. In order to make the 
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correlations accurate, different coefficients were developed for Re<100 and Re>100. MAE 
between the correlation and CFD modeling was 2.2%. 
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Table 4.4: Coefficients for friction factor correlation for circular pin fin arrays. 
 C 𝛼1 𝛼2 𝛼3 m 
Re<100 3.1335 -0.4485 -0.4965 -0.5553 -0.6292 
Re>100 1.246 -0.3362 -0.4478 -0.4615 -0.4393 
          
            In the present study, Colburn j factor was used to evaluate the thermal 
characteristics of pin fin array, while Kosar et al. [33], along with others used Nu. 
 
Figure 4.13: Colburn j factor versus Re. 
            Figure 4.13 shows the modeling result of j with Re. It was seen that j was not very 
sensitive to Re. The trend of j changed from -0.536 to -0.486, as Re increased from 22 to 
357.  
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             Figure 4.14 shows Colburn j factor was not sensitive to the ratio of pin fin height 
to diameter. It shows a positive trend at low Re and a negative trend at high Re. Moores 
and Joshi [47], and Tullius et al. [38] showed a positive trend, while Short et al. [39] 
observed a negative trend. Prasher et al. [36] and Kosar and Peles [41] did not include the 
effect of ratio of pin fin height to diameter in their correlations due to the limited number 
of samples. 
 
Figure 4.14: Colburn j factor versus ratio of pin fin height to diameter. 
           Figure 4.15 shows that the Colburn j factor decreased as the ratio of pin fin 
transversal spacing to diameter increased. However, at Re=357, a positive trend was 
observed. Kosar and Peles [41], Moores and Joshi [47] , Prasher et al. [36] did not include 
the effect of ratio of pin fin transversal spacing to pin fin diameter in their correlations. 
Short et al. [39] and Tullius et al. [38] showed a positive trend, which is because most of 
their data fell in Re>100. 
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Figure 4.16: Colburn j factor versus ratio of longitudinal spacing to pin fin diameter. 
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            Figure 4.16 shows that Colburn j factor decreased as ratio of longitudinal spacing 
to pin diameter increased. Kosar and Peles [41], and Moores and Joshi [47] did not include 
the effect of ratio of longitudinal spacing to pin fin diameter in their correlations. Prasher 
et al. [36] observed a negative trend. However, Short et al. [39] and Tullius et al. [38] 
showed a positive trend. 
            Based on the simulations performed, a new Colburn j factor correlation was 
developed. Table 4.5 shows the coefficients for the correlation. MAE between the 
correlation and CFD modeling was 2.5%. 
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Table 4.5: Coefficients for Colburn j factor correlation for circular pin fin arrays. 
 C 𝛼1 𝛼2 𝛼3 m 
Re<100 0.5885 0.0072 -0.1432 -0.1289 -0.5697 
Re>100 0.4481 -0.1285 -0.1707 0.0804 -0.4864 
 
         The effect of pin shape was studied. Figure 4.17 shows the velocity plot across the 
square micro pin fin at different Re. It could be seen that the maximum velocity was 
between the pin fins. As Re increased, the influence of the upstream pin fin on the 
downstream pin fin became strong.  At Re=100, re-circulation was observed. Around the 
corner of the square pin, there was a sharp change of the flow which increased the flow 




Figure 4.17:  Velocity plot at different Re for square pin fin arrays. 
              Following the same procedure, the coefficients for friction factor and Colburn j 
factor were obtained as shown in Table 4.6 and Table 4.7. MAE between the correlation 
and CFD modeling were 3.4% and 2.3% respectively. 
Table 4.6: Coefficients for friction factor correlation for square pin fin arrays. 
 
 
 C 𝛼1 𝛼2 𝛼3 m 
Re<100 3.3553 -0.356 -0.7906 -0.7453 -0.525 
 
Table 4.7: Coefficients for Colburn j factor correlation for square pin fin arrays. 
 
 
 C 𝛼1 𝛼2 𝛼3 m 
Re<100 0.5862 -0.0514 -0.175 -0.2494 -0.5518 
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       4.5 Comparison between Circular and Square Pin Fin Arrays 
        In the comparison of the ∆P between square and circular staggered micro pin fin 
arrays, the numbers of pins in the flow direction were the same; the pin fin dimensions 
including the SL and ST, Hp, Dh were the same; the Re was also the same. Figure 4.18 shows 
that ∆P of square micro pin fin arrays was much higher than that of circular pin fin array. 
That is because when fluid flew across the circular micro pin fin, it encountered less flow 
resistance than the square micro pin fin. The square shape produced larger flow separation 
regions. When Re increased, the pressure drop difference between circular and square pin 
fin was also increasing. 
 
Figure 4.18: Pressure drop comparison between square and circular micro pin fin arrays. 
 
         Figure 4.19 shows that square micro pin fin array had larger heat transfer 
coefficients than circular micro pin fin array. However, when evaluated under the same 
pumping power which was more realistic, the square micro pin fin array had poor thermal 
performance due to its larger flow resistance (Figure 4.20). The benefit of circular micro 
pin fin became more evident as the pumping power increased. 
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Figure 4.19: Heat transfer coefficients comparison between square and circular micro pin 
fin arrays for same Re. 
 
 
Figure 4.20: Heat transfer coefficients comparison between square and circular micro pin 





           In this chapter, a numerical model with symmetric boundary conditions was built to 
study the hydraulic and thermal characteristics of pin fin enhanced microgaps under single 
phase cooling. Predicted pressure drop and temperatures were compared with experimental 
results. A parametric study was conducted to study the effect of Re, pin spacing, and pin 
height. Both circular and square pin fin arrays were studied, and their performance was 
compared under same Re and pumping power. The main observations of this chapter were: 
(1) At low Re, f was very sensitive to Re. As Re increased, f became less sensitive. f varied 
as Re-0.894 to Re-0.440 , as Re increased from 22 to 357. 
(2) Colburn j factor was not very sensitive to Re. 
(3) As the spacing of the pins was reduced, the interaction between the pins became 
stronger.  
(4) The pressure drop of the square pin fin array was much larger than circular pin fin array 
under same Re. Heat transfer coefficient of square pin fin array was higher than circular 
pin due to the increased fluid mixing. However, for the same pumping power, circular 










CO-DESIGN OF MULTICORE ARCHITECTURES AND 
MICROFLUIDIC COOLING FOR 3D STACKED ICS 
 
           The characteristics of the pin fin enhanced microgap have been studied previously. 
As the power dissipation of microprocessor increases, and the chips are stacked, the air 
cooling cannot meet the requirement of thermal management. Microfluidic cooling was 
proposed as new cooling technique due to its high thermal performance. In this Chapter, 
the pin fin enhanced microgap was used for cooling of 3D stacked ICs. The benefits and 
advantage of single phase microfluidic cooling have been demonstrated by both modeling 
and experiments. 
5.1 3D Stacked ICs Structure Model 
 
Figure 5.1: 3D stacked ICs structure. 
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           Figure 5.1 shows the notional packaged 3D stacked IC structure [87] with 
microfluidic cooling considered in the present study. Two tiers, logic (processor) and 
memory, were enclosed in the system. The thin active layer in which most of the heat was 
generated was identified. Below the active layer were the SiO2 & metal layer used for 
bonding and routing. Between the two tiers was the pin fin enhanced microgaps, 
incorporating fluid flow which was driven by an outside flow loop. The pin fin array was 
fabricated by Deep Reactive Ion Etching (DRIE) of the Si chip. Inside the pin fins were 
electrical vias filled with copper which connected the logic and memory layers. The vias 
were first etched and then the copper was filled by electroplating. For simplicity, the metal 
layer and electric vias were not included in the modelling. The two tiers were placed on a 
bismaleimide triazine (BT) substrate through a silicon interposer. The BT substrate was 
attached to the printed circuit board using solder ball array. The top and bottom of the 
system were assumed to be natural convection cooled, with heat transfer coefficient of 10 
W/(m2K). Table 5.1 shows the dimensions and properties of materials. 











PCB 1600 100 100 56.9 0.36 
BT Substrate 950 20 20 13.4 0.21 
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Interposer 1.69 2.06 2.81 2.31 1.63 
Logic/Memory 100 8.4 8.4 149 149 
SiO2 10 8.4 8.4 1.4 1.4 





D=12 m, pitch =250 m. Between interposer 
and BT substrate. 
0.63 0.63 
TSV D=25 m, pitch=150 m. 401 401 
 
5.1.1 Model Development 
        A simplified structure was proposed in Figure 5.2. An effective heat transfer 
coefficient was applied on the bottom of SiO2 & metal layer.  
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Figure 5.2: Simplified structure. 
         To obtain the effective heat transfer coefficient, a finite element (FE) heat conduction 
model, including the materials from the underfill below the SiO2 & metal layer to PCB was 







                                                (5.1) 
where R is the thermal resistance between the heating surface and the ambient. It included 
the conduction resistance from the underfill to the PCB and the convection resistance to 
the ambient. Also, Q was the total power applied on the surface of underfill (2 W), Ao was 
the surface area of the oxide layer, To,avg was the average temperature of the heating surface, 




Figure 5.3: Conduction FE model and temperature result. 
          The average temperature of the heating surface was 70.4 ℃. So the effective heat 
transfer coefficient was 562.4 W/ (m2K).  
           A compact thermal model was built, which discretized the 3D stacked ICs model 
into multiple control volumes (Figure 5.4(a)), each around one pin (Figure 5.4(b)). The 
metal layer and electrical vias were not included for simplicity. The arrows showed the 






Figure 5.4: Compact thermal model: (a) Model discretization; (b) Control volume around 
one pin. 
 
          After the control volumes were defined, energy balance analyses were conducted for 
each control volume. Within the control volume, there were solid and fluid parts. For the 
solid part, in-plane heat conduction from 4 directions was considered. Moreover, it had 
vertical heat conduction to the other tiers through the pin, convection to the fluid and the 
ambient. A uniform temperature for each active layer and fluid in one control volume was 
assumed for simplification. The energy equation for the solid domain was: 
Solid:  ?̇?𝑔𝑒𝑛 + ?̇?𝑐𝑜𝑛𝑑 +  ?̇?𝑐𝑜𝑛𝑣 = 0                                       (5.2) 
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where  ?̇?𝑔𝑒𝑛 was the energy generation rate obtained from the power map. Also ?̇?𝑐𝑜𝑛𝑑 was 
the heat conduction from neighbouring control volumes. ?̇?
𝑐𝑜𝑛𝑣
 was the heat transferred by 
convection between the solid and fluid. Since both processor and memory tiers were 
included, two energy equations are needed. 
             Unidirectional fluid flow was assumed and axial conduction inside the fluid was 
neglected. The energy balance equation for the fluid was: 
Fluid:  ?̇?𝐶𝑝(𝑇𝑓,𝑖𝑛 − 𝑇𝑓,𝑜𝑢𝑡) + ?̇?𝑐𝑜𝑛𝑣 = 0                                      (5.3) 
           A system of equations was obtained by applying energy analysis on every control 
volume. In order to obtain the temperature distribution, we need to solve these equations 
simultaneously. All the convection and conduction terms were expressed as functions of 
fluid, processor and memory temperatures first. The resulting system of equations only had 
the temperature of processor, memory and fluid as the variables. The temperature 
information for every control volume were stored in three 2D matrices. In the present study, 
Tridiagonal Matrix Algorithm (TDMA) [88] was used to solve these equations. Absolute 
convergence criteria was 10-6. All the calculations of the compact thermal model were 
conducted in Matlab. 
           Heat transfer coefficient was obtained based on the numerical modelling in Chapter 
4. 
5.1.2 Model Validation 
       In order to validate the compact thermal model, a full computational fluid dynamics 
and heat transfer (CFD/HT) model was built in Fluent.  Dp was 100 μm, SL and ST were 
200 μm each, and HP was 300 μm. The chip dimension was 8.4 mm x 8.4 mm. Figure 5.5 
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shows the model and boundary conditions used. A symmetric boundary condition was used 
to simplify the model. The uniform heat dissipation of the active layer of the logic tier was 
160 W. The uniform dissipation of active layer of the memory tier was 80 W. The inlet 
boundary condition was water at 20 ℃ with inlet velocity 0.58 m/s. The outlet boundary 
condition was atmospheric pressure. The fluid properties were evaluated at mean fluid 
temperature. An upwind scheme with Semi-Implicit Method for Pressure-Linked 
Equations (SIMPLE) [85] algorithm was employed for the solution of fluid flow and heat 
transfer. 
 
Figure 5.5: Full CFD/HT model. 
           In order to balance the accuracy and calculation time, a mesh independence study 
was did for the full CFD/HT model. Table 5.2 shows the results. When the number of 
elements increased from 3745k to 4133k, the pressure drop changed 0.09% and the 




Table 5.2: Mesh independence study for 3D stacked ICs model.  
Number of elements ∆P (Pa) Tmax,processor 
(℃) 
Tmax,memory (℃) 
2777k 20949 76.87 79.98 
3745k 20934 76.96 79.74 
4133k 20953 76.95 79.89 
 
          Figure 5.6(a) shows the comparison of the temperature distribution of logic tier 
between compact thermal model and detailed CFD/HT model. The temperature increased 
almost linearly along the flow direction due to the uniform heating. The difference in the 
maximum temperature between the two models was 1.8%, while that in minimum 
temperature was 9.2%. In the compact thermal model, an average heat transfer coefficient 
was used for every column of the pin fins. However, the heat transfer coefficient at the inlet 
of the full CFD/HT model was much higher than the average heat transfer coefficient. This 
resulted in the detailed CFD/HT model prediction being lower than that of compact model. 
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(a) 
              
(b) 
Figure 5.6: Comparison of temperature distribution of processor tier, memory tier 
between compact thermal model and detailed CFD/HT model; (a) processor tier, compact 




           Figure 5.6(b) is the comparison of temperature distribution of memory tier between 
compact thermal model and detailed CFD/HT model. The difference in the maximum 
temperatures between the two models was 1.8%, while that in minimum temperature was 
6.1%. This confirmed the validity of the compact thermal model. The compact thermal 
model took about 45 seconds to compute, while the detailed CFD/HT model took about 3 
hours and 20 min on a Win 7 machine with 3.4 GHz CPU and 8.0 GB memory. 
5.1.3  Realistic Nonuniform Power Map 
          We modeled a 16 core, x86 processor, each with its own L1 cache and all cores 
sharing a banked, coherent L2 cache interconnected by a 2D mesh interconnect. The 
simulation model was a cycle-level timing model that was driven by a multicore emulator 
front-end that booted a linux operating system and executed compiled 32-bit x86 binaries. 
The goal of this infrastructure was to generate timing, energy, and power behaviors that 
were as close as possible to commodity processors. The floor plan used in this study is 
shown in Figure 5.7.  The 16 cores were placed on the 8.4mm x 8.4mm chip. Every core 
consisted of five modules: Frontend (FE), scheduler (SC), integer unit (INT), floating point 
unit (FPU) and memory (DL1). The L2 cache consisted of 16 equal sized L2 cache banks 
arrayed on a 8.4mm x 8.4 mm die. Each L2 bank had a 1 Mbyte capacity. This floor plan 
was generated using the McPAT [89] modeling library using publicly available information 






Figure 5.7: Floor plan for (a) Processor tier, (b) Memory tier. 
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           Simulations were run for 500M clock cycles to warm up the processor state and 
reach a “region of interest” in the benchmark program. This was a region wherein the 
computational characteristics were representative, since they primarily avoided operating 
system boot code and application startup and initialization code. Once execution had 
reached the region of interest, the power at each block in the processor floor plan was 
sampled every 10 microseconds to produce a power trace.  Such traces were used to drive 
the thermal models. In general, we drew upon benchmark programs from the SPLASH and 
PARSEC benchmark suites. In the specific results reported here, the power traces were 
generated from the Canneal benchmark in the PARSEC benchmark suite.  
             
Figure 5.8: Non-uniform power map of processor: barnes. 
           The physical model employed various configurations of the processor tier and 
memory tier with microfluidic cooling. While there were many more configurations and 
packaging options that could have been explored, we emphasized two main points– i) the 
methodology for co-design, and ii) demonstration that co-design matters. Figure 5.8 shows 
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the dynamic power map of the processor for “barnes”. The total dynamic power of the 
processor was 132.9 W and the maximum heat flux was 310.1 W/cm2. The total dynamic 
power of the memory was assumed to be 30% of that of processor and uniformly 
distributed. 
5.1.4 Case Study with Different Microgap Configurations 
           The compact thermal model was used to analyze the thermal characteristics of 3D 
stacked ICs under realistic power map “barnes”. The total pumping power was 0.03 W, 





Figure 5.9: Two types of microgap configurations: (a) Two tiers with one microgap, (b) 
Two tiers with two microgaps. 
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          Two types of microgap configurations were studied as in Figure 5.9. The first 
configuration had only one microgap, while the other one had two. The Dp was 100 μm, 
SL and ST 200 μm, and HP 200 μm. 
          The first case studied was one microgap with processor tier at bottom and memory 
tier on top. Figure 5.10 shows the temperature distribution of logic and memory tier for 
this case. The non-uniform temperature distribution was due to the non-uniform heat 
dissipation. The maximum temperature of the logic tier was 93.1 ℃ at the outlet. Every 
core had the same power distribution, except cores 3 and 4. Due to the bulk fluid 
temperature rise, the maximum temperature was at the outlet. Although the uniform heat 
dissipation of memory tier was only 30% of that of the logic tier, the temperature 
distribution was non-uniform and the maximum temperature of the memory tier reached 
82.2 ℃ because of the cross-tier heat conduction. The pressure drop ∆P was 27.3 kPa and 
the mass flow rate ṁ was 1.1 g/s for this case. 
 
(a) 




Figure 5.10 continued. 
Table 5.3: Results for 4 cases. 




Case 1 One microgap with processor tier at bottom 
and memory tier on the top 
93.1 82.2 
Case 2 One microgap with processor tier on the top 
and memory tier at the bottom 
114.9 77.1 
Case 3 Two microgaps with processor tier at bottom 
and memory tier on the top 
87.7 54.8 
Case 4 Two microgaps with processor tier on the top 
and memory tier at the bottom 
72.7 58.3 
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         Table 5.3 shows the maximum temperature of the processor and memory tier for 4 
different cases. Compared with case 1, the temperature of processor tier in case 2 was 
114.9 ℃, which was higher than that of case 1. The temperature of memory tier was 77.1 ℃, 
which was lower than that of case 1. This was because the thermal conductivity of silicon 
is higher than that of silicon oxide. So for two tiers with one microgap configuration, the 
processor tier with high heat dissipation should be placed at the bottom. For case 3, the 
maximum temperature of processor tier was reduced by about 5.4 ℃, and that of the 
memory tier was reduced by about 27.4 ℃ compared with case 1. The pumping power was 
determined as the product of the pressure drop and volume flow rate. When the pumping 
power of each microgap was reduced to half of case 1, both the pressure drop and volume 
flow rate were reduced. Thus, volume flow rate of each microgap should be larger than 
half of case 1. The total mass flow rate for case 3 was 1.6 g/s - higher than case 1. Therefore, 
the bulk fluid temperature rise was lower than case 1 and the maximum temperature of case 
3 should be lower than case 1. Further, the pressure drop was reduced to 18.3 kPa. Thus 
the two tiers with two microgaps was superior, both in thermal and hydraulic performance. 
Compared with previous cases, the maximum temperature of the processor tier in case 4 
was further reduced to 72.7 ℃, since the processor tier had microgaps below and above. 
The temperature of the memory tier was slightly increased, because it had only one sided 
microgap cooling, compared with case 3. The above four cases show that the two tiers with 
two microgaps, and high heat dissipation tier with double side microgap cooling has the 




5.1.5 Workload Driven Cooling Solution Optimization 
          In the above cases, the pin fin dimensions were fixed. In this section, the compact 
thermal model was linked to the Matlab optimization tool box. A genetic algorithm was 
used to find an optimized pin fin structure, which minimized the maximum temperature of 
the logic tier for the configuration of case 4. The heat dissipation for logic and memory 
tiers were the same as before, with pumping power fixed at 0.03 W. The optimization range 
of pin fin diameters was 100 μm ~ 200 μm; the range of ratio of longitudinal spacing to 
pin diameter was 1.5 ~ 2.25; the range of ratio of transversal spacing to pin diameter was 
1.5 ~ 2.25; and the range of ratio of pin height to pin diameter was 1 ~ 3. DI-water was 
used as coolant, with inlet temperature at 20 ℃. 
Table 5.4: Optimization results for non-uniform heat dissipation without hotspot. 
 Dp 
(μm) 




1 100 200 200 200 1.6 18.3 72.7 
2 100 150 150 243 1.2 25.5 81.6 
3 100 200 200 100 1.0 29.7 92.3 
4(optimized) 194 290 420 400 3.4 8.9 57.6 
 
            Table 5.4 shows the optimization results. The pin fin dimensions 1, 2, 3 were 
selected from literature. Although there were more pin fins for the smaller pin fin 
dimensions, the mass flow rate was smaller and pressure drop higher due to the higher flow 
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resistance, which lead to a larger bulk fluid temperature rise. Therefore, the maximum 
temperature of logic tier was higher. The low flow resistance for larger pin fin dimensions 
increased the mass flow rate significantly, and the bulk fluid temperature rise was reduced. 
So the maximum temperature of processor tier was smaller. 
            The previous optimization was for non-uniform heat dissipation without hotspot. 
Next, the power of DL1 module in the 7th core was increased to 28.1 W, while other 
modules remained the same. So, the maximum temperature was now at this hotspot. The 
optimized pin fin dimensions in Table 5.5 show that for the non-uniform heat dissipation 
with hotspot, smaller pin fin dimensions achieved better thermal performance. Compared 
with large pin fin dimensions, which produced large mass flow rate and small bulk fluid 
temperature rise, smaller pin fin dimensions resulted in more convection surface area.  
While this overall result was expected, the present analysis provided a quantitative 
definition of the optimized design. 
Table 5.5: Optimization results for non-uniform heat dissipation with hotspot. 
 Dp (μm) SL (μm) ST (μm) HP (μm) ṁ (g/s) ∆P (kPa) Tmax,logic 
(℃) 
1 100 200 200 200 1.6 18.2 149.5 
2 100 150 150 243 1.2 25.2 136.1 
3 100 200 200 100 1.0 29.4 158.5 
4 194 290 420 400 3.4 8.8 151.9 
5(optimize
d) 
116 175 175 349 1.6 18.3 131.1 
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5.2 Coupled Power-Thermal Model 
         In addition to the dynamic power dissipated when the transistors are switching, 
another power could be dissipated even when the circuit is in idle state-static power, also 
called leakage power. One type of leakage-the subthreshold leakage, occurs when the gate 
voltage is below the threshold voltage. As semiconductor technology scales to smaller 
feature sizes, leakage power increases exponentially because transistor threshold voltages 
are reduced in concert with supply voltage to maintain transistor performance. The leakage 
power strongly depends on the supply voltage and leakage current: 
𝑃𝑙𝑒𝑎𝑘 ∝ 𝐼𝑙𝑒𝑎𝑘(𝑇, 𝑉𝑑𝑑) ∗ 𝑉𝑑𝑑                                           (5.4) 
          The significance of leakage power exacerbates the thermal problems since leakage 
power has an exponential dependence on temperature (Figure 5.11)  [90]. The International 
Technology Roadmap for Semiconductors (ITRS) projects that the static power 
consumption will exceed the dynamic power consumption in 2016 unless effective 
measures are taken to reduce the leakage power [91]. 
 
Figure 5.11: Leakage power characteristics for each module. 
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        Figure 5.12 shows the power-thermal simulation framework. The same floorplan and 
application binary named “barnes” was used. The cycle-based simulator simulated a x86 
16-core processor with real applications and the hardware activity was collected for regions 
of interest in the application and drove the power models. The power distribution for each 
core was determined which in turn drove the thermal model. The thermal model determined 
the thermal map under a certain pumping power. Since the leakage power depends on the 
temperature, the power model calculated the leakage power of each core based on the 
thermal map and updated the input power to the thermal model. 
 
Figure 5.12: Coupled power-thermal model. 
           The effects of various parameters related to microfluidic cooling such as ambient 
heat transfer coefficient, ambient temperature, and pumping power on the electrical and 
thermal performance were evaluated. The initial pin fin dimensions were: diameter 100 
µm, pitch 100 µm in both directions, and height 200 µm. Ambient heat transfer coefficient 
was assumed to be 10 W/m2K and ambient temperature 20 °C. The pumping power for the 
flow loop was 0.1 W. 
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        Figure 5.13 shows the temperature distribution of the processor and memory. 
Although the dynamic power of the memory was only 30% of that of processor, the 
maximum temperature of the stack, 93.8 °C, was located on the memory tier. This was 
because the heat on the memory tier must transfer through the oxide layer with low thermal 
conductivity and then dissipated into the fluid. However, the heat on the processor was 
conducted through the silicon base layer with much higher thermal conductivity than that 
of oxide layer into the fluid. As can be seen from Figure 5.13, the chip temperature 
increased along the flow direction. This was because as the fluid flew through the channel 
it absorbed the heat and its temperature increased. The leakage power on the processor was 
40.8 W while that of the memory was 56.1 W. The leakage power amounted to 55.8% of 
the dynamic power of processor and memory. This proves that it is necessary to consider 
the leakage power consumption for accurate results.  
 
(a) 




Figure 5.13 continued. 
 
Figure 5.14: Effect of ambient heat transfer coefficient on the maximum temperature and 
leakage power. 
 
           Figure 5.14 shows that when the ambient heat transfer coefficient increased from 10 
W/m2K to 90 W/m2K, the maximum temperature decreased by 1.3 °C, and the leakage 
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power decreased by 1.3 W. The ambient heat transfer coefficient was much smaller than 
that for microfluidic cooling, so most of the heat was removed by the fluid. With the 
microfluidic cooling, there would be no need to use air cooling. 
         In the present study, the inlet fluid temperature was assumed to be the ambient 
temperature. Figure 5.15 shows that when ambient temperature increased from 10 °C to 40 
°C, the maximum temperature increased from 76.7 °C to 151.2 °C, and leakage power 
increased from 77.4 W to 167.6 W. The increase of temperature and leakage power was 
not linear because when the temperature increased, the resulting leakage power also 
increased, which further increased the temperature. The high temperature could cause 
device failure while leakage power wastes energy. Thus, for some extreme operation 
environments with high ambient temperature, a chiller may be needed to cool down the 
inlet fluid, and thus reduce the junction temperature and leakage power dissipation. 
 





Figure 5.16: Effect of pumping power on the maximum temperature and leakage 
power. 
 
            Figure 5.16 shows the effect of pumping power on the maximum temperature and 
leakage power. As the pumping power increased from 0.05 W to 0.2 W, the maximum 
temperature decreased from 129.9 °C to 75.9 °C and the leakage power decreased from 
123.8 W to 83.1 W. Compared to the power consumption of the chip, the pumping power 
was much smaller.  This demonstrates the effectiveness of on-chip microfluidic cooling. 
 
5.3 Experimental Study of CMOS Chip Performance Enhancement through 
Microfluidic Cooling 
            Although there are several modeling studies of microprocessor thermal 
management with microfluidic cooling, no experiment exists to demonstrate the benefits 
of microfluidic cooling on a real chip, in terms of temperature and leakage power reduction. 
In this section, a functional chip with on-chip temperature sensors was packaged with the 
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fabricated microgaps. Experiments were performed to study thermal performance of chip 
with microfluidic cooling. 
         Figure 5.17 shows the field programmable thermal emulation (FPTE) die with 
polysilicon based resistors as heaters [92]. The thermal sensors were bi-polar junction 
technology (BJT) based, for directly measuring substrate temperature. There were 5 
digitally controllable structures composed of NMOS transistors and diffusion resistors. 
When all NMOS devices were turned off, measuring current flowing through the structure 
represented leakage current. External current sensors were used to measure this leakage 
current.  The leakage sensor captured the effect of temperature on subthreshold current.  
The on-chip temperature sensors directly sensed the junction temperature and transient 
temperature pattern. The test-chip was fabricated in 130nm (Figure 5.17). After checking 
its functionality and ability to emulate various power patterns, temperature variations under 
actual conditions were recorded. 
 
Figure 5.17: CMOS Chip layout and die-photo [92]. 
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Figure 5.18: Schematic and experimental assembly of CMOS chip, microgap, PCB. 
           Figure 5.18 shows the schematic and experimental assembly of the CMOS chip, 
microgap, and PCB. The CMOS chip was attached to the center of the microgap by a thin 
layer of epoxy above the pin fin area. Then the microgap was attached to the back of PCB 
by tape. There was a small rectangular hole (8.3 mm x 8.3 mm) at the center of the PCB, 
which was used to expose the chip. The chip was then wirebonded to the PCB which was 
soldered and connected to the outside circuit. Agilent e3620A dual power supply was used 
to provide 1.06 V to the four temperature sensors, and variable power input to the resistor 
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heaters. Keithley 2401 sourcemeter was used to provide 3.0 V Vdd and measure the leakage 
current through the transistors. The sensor output voltages were collected by Agilent 
34970A data acquisition unit and converted to temperatures. Two large rectangular holes 
(21.1 mm x 21.1 mm) were cut into the PCB to expose the fluid vias of the microgap. Then 
two nanoports were placed upon the fluid vias and attached to the microgap by epoxy. The 
nanoports were connected to quarter inch plastic tubes which were part of a flowloop 
described in Chapter 3. 
           Figure 5.19(a) shows that the chip average temperature increased nearly linearly 
with the heat flux. The total thermal resistances included the conduction thermal resistance 
of the chip, epoxy, spreading resistance from the epoxy to the microgap with no fluid 
running, conduction thermal resistance of the silicon oxide layer, and convection resistance 




                                                      (5.5) 
where Tchip was the chip average temperature, Tamb was the ambient temperature, and Q 
was the total heater power. The total thermal resistance in Figure 5.19(a) was 52.6 K/W. 
Figure 5.19(b) shows that the leakage current increased exponentially with the chip average 
temperature, which agreed with the ref. 98. The leakage current increased by 1.9x as the 
temperature increased from 26.3 ℃ to 57.6 ℃. In the present study, high input power was 
avoided to protect the chip from damage and aging. But it is projected that the leakage 






Figure 5.19: Natural convection air cooling. (a) Chip average temperature changes with 
heat flux, (b) Leakage current changes with chip average temperature. 
          Next, three different cooling conditions were compared: natural convection air 
cooling, forced convection air cooling when there was no fluid running while a ROTRON 
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fan with 18 cfm (0.51 m3/min)  flow rate was in place above the chip, and microfluidic 
cooling with a flow rate 70.5 ml/min while the fan was turned off. Figure 5.20 shows the 
comparison. In Figure 5.20(a), the total thermal resistance of the forced air cooling was 
43.6 K/W while that of the microfluidic cooling was 26.9 K/W. Compared to the natural 
convection air cooling, 45.1% thermal resistance reduction was achieved by the 
microfluidic cooling. Also, the chip average temperature was lowest under microfluidic 
cooling for the same power input. 18.8 ℃ temperature drop was obtained by microfluidic 
cooling compared to the natural air cooling when the heat flux was 34.5 W/cm2. As the 
power continued to increase, the temperature difference was even larger. Figure 5.20(b) 
shows that microfluidic cooling gave slowest increase of the leakage current with the power 
increase. 66.2% leakage current saving was achieved by microfluidic cooling, compared 
to the natural air cooling at heat flux 34.5 W/cm2. 
 
(a) 
Figure 5.20: Comparison of natural convection air cooling, forced convection air 
cooling, and microfluidic cooling: (a) Chip average temperature changes with heat flux, 




Figure 5.20 continued. 
         Figure 5.21 shows comparisons of the temperature and leakage response for forced 
air cooling and microfluidic cooling. From 0 s to 1983 s, the heat flux of the chip was 8.7 
W/cm2 with natural air cooling. At 1983 s, the heat flux jumped to 34.6 W/cm2 suddenly 
and the temperature reached steady state at about 3,335 s. Two cooling conditions were 
tested after 3,335 s: the fan was turned on suddenly, or the fluid flow initiated suddenly at 
flow rate of 63.1 ml/min. It can be observed that the temperature and leakage current 
reached steady state at 3,881 s for the forced air cooling. However, the temperature and 
leakage current became steady at 3,600 s for microfluidic cooling, and the time to reach 
steady state was 48.5% of the forced air cooling. This means that microfluidic cooling 







Figure 5.21: Transient response measurement: (a) Temperature response, (b) Leakage 
current response. 
          Figure 5.22 shows the chip average temperature and leakage current at different flow 
rates. It can be seen that the temperature and leakage current decreased only about 7.2% 
and 9.9% as the flow rate increased from 5.9 ml/min to 77.9 ml/min. This was because the 
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dominant thermal resistance was conduction thermal resistance across the chip, epoxy, and 
silicon oxide, while the convection resistance of the microfluidic cooling was a much 
smaller fraction of the total thermal resistance. 
 
Figure 5.22: Chip average temperature and leakage current at different flow rates. 
           In the present study, the chip used was a 130 nm CMOS chip. For deep submicron 
process technology nodes (65 nm and below), the total power consumption expected to be 
much higher and the leakage power is also increased due to the decrease of threshold 
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voltage in accordance with the decreasing supply voltage. So microfluidic cooling is a 
solution for performance improvement and leakage reduction of future high performance 
electronics. In the experiment, the chip was externally attached to the microgap, which 
resulted in additional thermal resistances from conduction within epoxy, silicon oxide 
layer, and spreading resistance from epoxy to microgap. The conduction resistances of 
epoxy and silicon oxide were large due to their low thermal conductivities. So a more 
efficient cooling technique is embedded cooling-etching the microgap directly at the back 
of the chip. This could significantly reduce the thermal path and thus the resistance. A 
thermal resistance of 0.24 K/W has been reported for embedded cooling [93]. 
5.4 Summary 
            In this Chapter, the benefits of microfluidic cooling on 3D stacked ICs have been 
studied by both modelling and experiments. The main observations are: 
(1) The leakage power amounted to 55.8% of the dynamic power and needed to be 
considered in the simulation. 
(2) The temperature of the memory tier with low power consumption could be higher than 
that of processor tier due to the microfluidic layout. 
(3) Ambient heat transfer coefficient had very weak effect on the maximum temperature 
and leakage power. Increasing the ambient temperature could increase the maximum 
temperature and leakage power significantly. 
(4) The pumping power was much smaller than the power consumption of the chip. 
Increasing the pumping power could significantly reduce the maximum temperature and 
leakage power. 
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(5) Microfluidic cooling can achieve 45.1% thermal resistance reduction, and 18.8 ℃ 
temperature decrease compared to natural convection air cooling. For high power chips, 
the temperature drop between air cooling and microfluidic cooling will be even higher. 
(6) The leakage current increased exponentially with the power, and thus the temperature. 
Under same power consumption, microfluidic cooling showed 66.2% leakage current 
saving. 
(7) The time to reach steady state in response of sudden application of microfluidic cooling 


















 FLOW BOILING OF HFE 7200 AND METHANOL MIXTURES IN 
PIN FIN ENHANCED MICROGAPS 
 
            Although single phase liquid cooling in surface enhanced microstructure has 
excellent thermal performance, the temperature nonuniformity due to the bulk fluid 
temperature rise is a concern. Flow boiling which takes advantage of the latent heat can 
achieve much higher heat transfer coefficients than single phase liquid cooling. The bulk 
fluid temperature in flow boiling depends on the saturation pressure which decreases along 
the flow path, and thus can reduce the temperature nonuniformity compared to single phase 
liquid cooling. Fluid properties affect the flow boiling performance. Earlier work on flow 
boiling uses liquids such as water, and alcohol. These fluid have good thermal properties. 
However, they have lower dielectric strength, and larger surface tension compared to 
dielectric fluids. For direct on-chip microfluidic cooling, dielectric fluids are preferred. But 
dielectric fluids usually have lower latent heat, and lower thermal conductivities. In this 
Chapter, flow boiling experiments using HFE 7200 were performed first as a baseline 
study. The effects of dissolved gas, mass flux, power map on the thermal performance were 
studied. Addition of methanol into HFE 7200 was next explored as a potential method to 
enhance the flow boiling thermal performance.  
6.1 Leakage Test and Fluid Preparation 
               Different from water, both HFE 7200 and Methanol are very volatile. The liquid 
might leak to the ambient unnoticeably. So before the experiment, leakage test was 
required, which was performed at both high pressure and under vacuum conditions. First, 
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the flow loop was charged with compressed dry air after the device was connected. When 
the pressure transducer reading reached about 200 kPa absolute, the charging was stopped 
by closing the valve at the degassing port. The system was left at this state for 12 hours 
while maintaining the pressure inside the system. Next, the flow loop was evacuated by a 
vacuum pump until its absolute pressure reached about 4 kPa and maintained at this state 
for 5 hours. The flow loop was considered to be leak free if the pressure variations for both 
cases were less than 1.5 kPa. If there was a large change of the pressure, the flow loop was 
charged with high pressure air and soap was used to help identify the leak point. 
 
Figure 6.1: Filter flask for fluid storage and degassing.  
          To remove dissolved gases in the fluid, the test fluid was stored in a 1800 mL filter 
flask (Figure 6.1), which was connected to a vacuum pump. While the vacuum pump was 
running, the filter flask was stirred continuously. The valve was closed until no bubbling 
was observed in the fluid. Dow Corning high vacuum grease [94] was used to prevent 
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leakage around the tubing. The flask was left at this state for 2 hours. The above degassing 
process was repeated three times. 
6.2 Experimental Procedure 
            Once the flow loop was determined to be leak-free, a vacuum pump was used to 
pull the system pressure down to < 4 kPa. A flexible tube was used to charge the reservoir. 
One end of this flexible tube was connected to the valve located at the drain/charging point. 
The other end was immersed into the fluid in the filter flask. While the valves before and 
after the reservoir were kept closed, the valve at the drain/charging point was open to allow 
the fluid to fill the reservoir up to the ambient pressure. Then the valve at the drain/charging 
point was closed, and all other valves along the flow path were kept open. All the tubing 
and components were covered with fiberglass insulation.  
          The gear pumps circulated the fluid in the flow loop. To suppress flow boiling 
instabilities, the controlling valve immediately before the test device was throttled while 
increasing the pumps speed. In this way the pressure before the controlling valve was 
elevated to 3 bar absolute, while the flowrate was set as wanted.  With the chilled water 
running, the system reached steady state in usually about 2 hours. Then the power supply 
connected to the heaters was turned on and power incremented in steps of about 1W for 
low flow rate (<15 ml/min), and 2 W for high flow rate (> 15 ml/min). All temperature and 
pressure data were recorded once the system reached steady state.  
        Experiments were terminated when the system reached CHF, as determined by a 
sudden increase of the temperature at the end of the pin fin arrays (∆T > 15 ℃). A Phantom 
V211 high speed camera was used to capture the boiling in the pin fin arrays. The resolution 
was 1280 × 800, sampling rate was 2200 fps, and exposure time was 300 μs. It was found 
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that the light source also heated the device. So when not capturing video, the light intensity 
was kept at 5%, for which the heat from the light source was negligible. After the 
temperature and pressure data were recorded, light intensity was increased to 50% and the 
boiling was visualized. Then the light intensity was switched back to 5%. 
           After the experiment, the fluid in the flow loop was drained. Compressed dry air 
was used to flush the loop to remove any traces of the liquid. The loop was left at this state 
for a night before another test. 
6.3 Data Reduction 
            The total power consumption (𝑞𝑡𝑜𝑡) measurement and heat loss (𝑞𝑙𝑜𝑠𝑠) estimation 
are described in Chapter 3. The effective power dissipation (𝑞𝑒𝑓𝑓) is the difference between 
𝑞𝑡𝑜𝑡 and 𝑞𝑙𝑜𝑠𝑠. 
𝑞𝑒𝑓𝑓=𝑞𝑡𝑜𝑡-𝑞𝑙𝑜𝑠𝑠                                              (6.1) 





                                                   (6.2) 
Where Ah is the total heater area 1 cm
2. 







                                               (6.3) 
            The base temperature of the pin fin arrays is calculated by a 1D thermal resistance 
method: 
𝑇𝑏 = 𝑇𝑡𝑠,𝑎𝑣𝑔 −
𝑞𝑒𝑓𝑓
𝑅𝑐𝑜𝑛𝑑
                                            (6.4) 
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                                                     (6.5) 
6.4 Experimental Results 
            Flow boiling experiment was performed to study the heat transfer performance of 
pure HFE 7200, and mixture of HFE 7200 and methanol at various concentration. The inlet 
temperature of the fluid was kept at 25 ℃. Three different volume flow rates were tested: 
12.3 ml/min, 16.5 ml/min, and 20.0 ml/min. The corresponding maximum mass fluxes 
based on the minimum cross section area were 354.5 kg/m2-s, 475.5 kg/m2-s, and 576.3 
kg/m2-s, respectively. The pin fin dimensions of the microgap used were: DP= 100 μm, 
ST=200 μm, SL=150 μm, HP=164.7 μm. 
6.4.1 Effect of Mass Flux 
 
Figure 6.2: Flow boiling curves for HFE 7200 at different mass fluxes from 354.5 kg/m2-
s to 576.3 kg/m2-s. 
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           Figure 6.2 shows the flow boiling curve for pure HFE 7200 at different mass flux. 
The effective heat flux is plotted against the difference between average pin fin base 
temperature and fluid inlet temperature. Before the onset of boiling and at low heat flux, 
the flow was single phase flow. As the heat flux continued to increase, boiling started 
suddenly and the average temperature dropped significantly, as shown at the point of onset 
of boiling (OOB) in the figure. This was because the two phase heat transfer coefficient 
was much higher than single phase and the saturation temperature decreased along the flow 
path. In the two phase region, the slope of the boiling curve was higher than that of the 
single phase region. However, as the heat flux continued to increase, the slope decreased 
quickly. A small increase of effective heat flux resulted in significant increase of the 
average temperature, which indicated that the CHF had been reached. The effect of the 
mass fluxes on the heat transfer performance was also evident. In single phase region, 
higher mass fluxes had higher slopes, and thus higher heat transfer coefficients, as 
expected. Higher mass fluxes also showed higher heat flux and Tb-Tin at the onset of 
boiling. The critical heat flux was observed to increase with mass flux. 
          Figure 6.3 shows the flow pattern for mass flux at 576.3 kg/m2-s at different heat 
flux. The flow direction was from left to right. At low heat flux qeff
” =35.4 W/cm2, 
individual bubbles and slug can be observed downstream of the pin fin array, indicating 
bubbly/slug flow. The bubbles were generated and coalesced into larger bubbles. It can be 
also observed that the bubbles expanded in the flow direction. As the heat flux increased 
to 𝑞𝑒𝑓𝑓
” =47.5 W/cm2, the area of two phase region increased. The bubble density and 
frequency increased significantly, as did bubble coalescence. Few individual bubbles can 
be observed, indicating an annular flow regime. As the heat flux increased to 𝑞𝑒𝑓𝑓
” =66.4 
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Figure 6.3: Flow patterns at different heat fluxes illustrating the flow boiling regime 
development until dryout occurs, G=576.3 kg/m2-s, Hp=164.7 𝜇𝑚: (a) 𝑞𝑒𝑓𝑓
” =35.4 W/cm2, 
(b) 𝑞𝑒𝑓𝑓
” =47.5 W/cm2, (c) 𝑞𝑒𝑓𝑓
” =55.2 W/cm2, (d) 𝑞𝑒𝑓𝑓










6.4.2 Effect of Dissolved Gas           
            In order to investigate the effects of the dissolved gas on flow boiling, experiments 
were performed with fluid after degassing and no degassing. Figure 6.4 shows the effect of 
dissolved gas in flow boiling curve. In single phase region, the dissolved gas had no effect 
on the flow boiling curve. However, the dissolved gas helped initiate the boiling (Figure 
6.5), which meant an early start of the boiling, as can be seen in Figure 6.4. However, once 
boiling started, the boiling curves gradually converged.  This was also demonstrated by 
Rohsenow et al. [95].  
 
(a) 
Figure 6.4: Effect of dissolved gas on flow boiling curve: (a) G= 354.5 kg/m2-s, (b) 













Figure 6.5: Dissolved gas induced bubbling. 
6.4.3 Effect of Gap Size             
            Due to the small gap size, the bubble can expand in the spanwise direction. 
However, the expansion in out-of-plane direction is constrained by the gap height. To 
investigate the effect of gap height on the heat transfer performance, experiments were 
performed with device dimensions: DP= 100 μm, ST=200 μm, SL=150 μm, HP=129.5 μm. 
            The mass fluxes were the same as for the larger gap size of 164.7 μm. Figure 6.6 
shows the comparison of the boiling curves. Under the same heat flux, the larger gap size 
showed smaller temperatures at all mass fluxes. Also higher CHF was achieved for larger 
gap size. This was also demonstrated by Katto and Ohne [96]. Although the mass fluxes 
were the same for the two microgap sizes, larger microgap had higher mass flow rates and 






Figure 6.6: Effect of gap height on flow boiling curve: (a) G= 354.5 kg/m2-s, (b) 





Figure 6.6 continued. 
 
             Figure 6.7 shows the flow regime transition as the heat flux increased for G=576.3 
kg/m2-s, Hp=129.5 μm. Similar to the larger gap size case, the boiling started as 
bubbly/slug flow and transitioned to annular flow. However, it was easy to see that the 








Figure 6.7: Flow patterns at different heat fluxes illustrating the flow regime transition 
from bubbly flow to annular flow until dry out occurs, G=576.3 kg/m2-s, Hp=129.5 𝜇𝑚. 
(a) 𝑞𝑒𝑓𝑓
” =21.9 W/cm2, (b) 𝑞𝑒𝑓𝑓
” =29.5 W/cm2, (c) 𝑞𝑒𝑓𝑓
” =40.2 W/cm2, (d) 𝑞𝑒𝑓𝑓






Figure 6.7 continued. 
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6.4.4 Effect of Non-Uniform Power Map 
         The power distribution on a realistic microprocessor is always nonuniform. For 
example, the power in logic region is much higher than in cache region. To study the effects 
of the power map nonuniformity on the flow pattern, experiments were performed with 
different power maps by switching on or off some of the heaters. Figure 6.8 shows the flow 
pattern for different power maps. The flow pattern was symmetric when the power map 
was symmetric along the flow path (Figure 6.8(a),(g),(h)). All other power maps were non-
symmetric, resulting in non-symmetric boiling. The boiling always occurred above the high 
heat flux region. Since the flow resistance in the vapor region was much larger than in the 
liquid, the fluid bypassed the high heat flux region, which could be easily observed in 
Figure 6.8(e),(f),(i). The critical heat flux increased with mass flux. So a reduced mass flux 
resulted in a decrease of the CHF.  However, in single phase liquid cooling, the non-
uniform heating does not lead to a non-uniform flow. These flow patterns with different 
power maps also provided useful information about the configurations of the floorplan. For 
example, Figure 6.8(f)(g)(h) all had two active heaters and two inactive heaters. The 
symmetric power map in Figure 6.8(g) showed more uniform flow and thus better thermal 
performance. By placing the two active heaters upstream (Figure 6.8 (h)), boiling occurred 
across the entire pin fin area, even in the area with inactive heaters. That meant the boiling 
was heating up the inactive heaters, which was not desirable. Also the upstream pressure 
was higher, resulting in higher saturation temperature. If the two active heaters were placed 
downstream as shown in Figure 6.8(g), the incoming cool liquid won’t heat up the two 
inactive heaters. Another problem with the non-uniform power map was the transient 
response of the system. When the power map changed from one pattern to another pattern, 
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the flow boiling pattern, pressure, and temperature also changed, which further increased 
the instability of flow boiling. The temperature fluctuations caused by two phase flow 
boiling instabilities under nonuniform heating for microchannel have been demonstrated 





Figure 6.8: Flow patterns for different powermaps with nonuniform heating showing 
non-uniform heating results in non-uniform boiling, red block means heater on, white 






















Figure 6.8 continued. 
6.4.5 Effect of Mixture of HFE 7200 and Methanol  
         Although HFE 7200 has large dielectric strength, its thermal conductivity and latent 
heat are much lower than DI water. In order to enhance the flow boiling, addition of 
methanol into HFE 7200 was studied. Table 6.1 shows the thermal properties of HFE 7200 
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[72] and Methanol [98] at atmosphere pressure and room temperature. It can be seen that 
the thermal conductivity of Methanol is almost 3 times of that of HFE 7200 and the latent 
heat of Methanol is almost 10 times of that of HFE 7200.  
Table 6.1: Thermal properties of HFE 7200 and Methanol. 













76 1420 1220 0.00063 0.069 119 0.0136 
Methanol 65 792 2484 0.00055 0.2 1100 0.0218 
 
            In the present study, three different mass concentrations of Methanol were 
investigated: 8.5%, 18.2%, and 35.8%. The corresponding mole fractions of Methanol were 
0.43, 0.65, and 0.82.  Figure 6.9 shows the vapor-liquid equilibrium diagram of the binary 
mixture of HFE 7200 and Methanol calculated by COSMO-RS [99]. The dew point is the 
temperature at which the saturated vapor starts to condense. And the bubble point is the 
temperature at which the liquid begins to vaporize. It can be seen that the saturation 
temperature of the mixture is significantly reduced due to the addition of Methanol and is 
lower than both pure HFE 7200 and Methanol. This means an earlier initiation of boiling 
for the mixture. This can be explained as follows [100]: for a binary mixture, if the 
molecular attraction of component A and B in the mixture is much larger than both A-A 
and B-B, the boiling point of the mixture will be higher than both pure fluids. On the 
contrary, if the molecular attraction of component A and B in the mixture is much smaller 
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Figure 6.9: Vapor liquid equilibrium curves for mixture of HFE 7200 and Methanol at 





Figure 6.9 continued. 
 
 
Figure 6.10: Effective latent heat of Methanol-HFE 7200 mixture. 
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Figure 6.11: Effective thermal conductivity of Methanol-HFE 7200 mixture [101]. 
          Figure 6.10 and Figure 6.11 show the effective latent heat and thermal conductivity 
of Methanol-HFE 7200 mixture under various mass fractions of Methanol. As the mass 
fraction of Methanol increases, both the latent heat and thermal conductivity of the mixture 
increase, indicating better thermal properties. 
          For the mixtures study, the density (𝜌) and specific heat (𝐶𝑝) of HFE 7200 and 
Methanol are different. To minimize the effect of fluid specific heat in the single phase 
region, the flow boiling experiments of the mixture were performed at the same volume 
flow rate as pure HFE 7200, instead of same mass flow rate. Figure 6.12 shows the 
comparison of flow boiling curves of pure HFE 7200 and Methanol-HFE 7200 mixture. In 
the single phase region, the boiling curves did not show large difference. However, the 
addition of Methanol into HFE 7200 significantly changed the boiling characteristics. The 
boiling curve in the two phase region shifted to the left. The boiling started at a lower 
temperature. At the same effective heat flux, the base temperature was about 15 ℃ lower 
for the mixture than that of pure HFE 7200. This was because the saturation temperature 
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of the mixture was much lower than pure HFE 7200. Also, the latent heat and thermal 
conductivity of the mixture was higher than pure HFE 7200. All of these factors enhanced 
the heat transfer performance. Comparison of boiling characteristics in Figure 6.13 shows 
that the boiling area of the mixture was much larger than the pure HFE 7200 at 8.5% wt. 
concentration of Methanol at flow rate 20.0 ml/min, 𝑞𝑒𝑓𝑓
”  61.8 W/cm2. For pure HFE 7200, 
dryout started to occur downstream the pin fin arrays. The addition of Methanol increased 
the bubble density and frequency significantly. This was because the saturation 
temperature of the mixture is lower, and less energy is required for the boiling. It was much 
easier for the bubbles to departure from the surface. It can be observed in Figure 6.13 that 
no dryout occurred, and downstream of the pin fin area was completely covered by high 
density of bubbles. As the Methanol concentration increased from 8.5% wt. to 18.2% wt., 
the boiling curve continued to shift to the left due to the improved thermal properties of the 
mixture. However, the CHF was not necessarily increased. In the present study, the mixture 
of HFE 7200 and Methanol was a negative mixture: more volatile fluid (Methanol) had 
larger surface tension. As pointed by McGillis and Carey [63], preferential evaporation of 
one component occurs along the liquid-vapor interface of a binary mixture. The variation 
in concentration along the liquid – vapor interface resulted in a surface tension gradient 
(Marangoni effect). If the surface tension of the more volatile component is greater than 
the surface tension of the less volatile component, a force that breaks up the liquid film 
could be generated. This has been observed in Figure 6.14. At low methanol concentration 
(8.5% wt.), the Marangoni effect was not significant. Kandlikar and Alves [66] also showed 
that the surface tension effect was insignificant at low concentration. As the Methanol 
concentration increased from 8.5% wt. to 18.2% wt., the Marangoni effect became 
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important. But if the Methanol concentration continued to increase, the effects of the 





Figure 6.12: Comparison of flow boiling curves between pure HFE 7200 and Methanol-








Figure 6.13: Comparison of boiling characteristics, flow rate=20.0 ml/min, 𝑞𝑒𝑓𝑓
” =61.8 





Figure 6.13 continued. 
 
 
Figure 6.14: Boiling image showing the breakup of the liquid film, flow rate=20.0 





          In this chapter, flow boiling experiments with HFE 7200 and mixture of HFE 7200 
and Methanol are reported. The effects of mass flux, dissolved gas, gap size, and non 
uniform power pattern were studied. Heat transfer enhancement by addition of Methanol 
into HFE 7200 was investigated. Mechanisms of heat transfer enhancement were identified 
via high speed visualization of the flow boiling. The main observations are: 
(1) The dissolved gas initiated the boiling earlier. However, once boiling started, the 
boiling curves converged.  
(2) CHF increased as mass flux increased. 
(3) CHF decreased as gap size decreased. Smaller gap constrained the expansion of bubble. 
(4) Nonuniform power map presented new challenges to two phase cooling in terms of 
non-uniform boiling patterns. The mass flux was reduced at the high heat flux area. 
(5) Addition of Methanol into HFE 7200 significantly increased the heat transfer 
performance by reducing the saturation temperature, increasing effective latent heat and 
thermal conductivity. However, Marangoni effect caused by the preferential boiling of 










CONCLUSIONS AND FUTURE WORK 
 
7.1 Conclusions 
             This dissertation explores the transport characteristics of pin fin enhanced 
microgap, which contributes to the design and applications of direct microfluidic cooling 
for future high power microelectronics.  
            Pin fin enhanced microgap, as a promising technology, can handle very high heat 
flux compared to air cooled heat sink. Understanding of its characteristics is essential for 
its successful applications. Both numerical and experimental methods are used for the 
characteristics study. For single phase flow, a numerical model is used to conduct 
parametric study. Pin spacing affects both the pressure drop and heat transfer coefficient. 
As the pins move closer to each other, the flow mixing is increased. However, the flow 
resistance is also increased. So under the same flowrate, the denser pin array has higher 
heat transfer coefficient and larger heat transfer area but also the higher pressure drop. The 
pumping power is usually low (<1 W) and will not be an issue to consider for pin array 
design. However, the absolute pressure needs to be considered from a practical view. The 
pressure drop increases non-linearly with mass flowrate. The high operating pressure 
presents challenges to the device reliability. The pin geometry affects the fluid flow around 
the pins and therefore affects its pressure drop and heat transfer performance. The pins with 
sharp edges, such as the square pin, diamond pin, and triangular pin, can enhance the flow 
separation and mixing, which can increase heat transfer coefficient. However, the increase 
of heat transfer is usually accompanied by increased pressure drop.  
 143 
          Pin fin enhanced microgap can be adapted to inter-tier microfluidic cooling of 3D 
stacked ICs. The pins can provide routing for embedded copper based TSVs, which serve 
as electrical interconnections between tiers.  The results of the present study demonstrate 
that microfluidic cooling can handle heat flux as high as 300 W/cm2, which is far beyond 
the capability of air cooling without exceeding the size. The benefits of microfluidic 
cooling are evident. With microfluidic cooling, the processor can be kept at lower 
temperature and runs at high frequency. For large data centers, significant amounts of 
energy can be saved due to the leakage power reduction. Due to the high efficiency and 
heat removal capability of microfluidic cooling, the cooling system can be more compact 
compared to air cooling. However, before microfluidic cooling can be used widely, cost 
and reliability issues need to be considered and addressed. Microfluidic cooling system is 
usually more complicated and requires a flow loop consisting of pump, heat exchanger, 
filter, and reservoir. Liquid leakage and clogging need to be addressed. Also it requires that 
the microgap can stand high pressure. Incorporating microgap cooling into processor can 
increase the cost of fabrication. It may require some modification of the existing fabrication 
procedures. This is another obstacle for the applications of on chip microfluidic cooling. 
          Compared to single phase cooling, flow boiling in pin fin enhanced microgap can 
achieve even higher heat transfer performance, which can be further enhanced using a fluid 
mixture. However, the new challenges come from flow instability with the flow boiling, 
and non-uniform flow due to the non-uniform heating. The vapor can increase the pressure 
significantly. To condense the vapor back into liquid, a chiller is required. 
          In general, the selection between air cooling and microfluidic cooling depends on 
the application, cost, and reliability. For low power devices, convection air cooling can be 
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used. For high power devices, especially some military devices where high performance is 
required, microfluidic cooling may be the only option. 
            
7.2 Recommendations for Future Work 
          This work has demonstrated the superior thermal performance of microfluidic 
cooling with surface enhanced structure and its benefits for 3D ICs cooling. To further 
enhance the performance, the following are recommended: 
(1) Explore more complicated structures to enhance the heat transfer coefficients. 
Numerical modelling will be a useful tool for this study. The problem of single phase 
cooling is the chip temperature nonuniformity due to the bulk fluid temperature rise. To 
mitigate this issue, nonuniform pin density can be explored with higher pin density at high 
heat flux area. 
(2) Velocity fluctuations were observed by numerical modelling at high Re. MicroPIV 
system can be employed to visualize the fluctuations. 
 (3) In order to further explore the benefit of inter-tier microfluidic cooling, different fluid 
delivery methods can be studied. In the present work, the two microgaps of the two tiers 
share the same inlet and outlet. Only one flow loop is needed. We can also use two flow 
loops separately for each microgap. This allows us to individually control the fluid flow of 
each microgap (Figure 7.1 (a)). So more pumping power could be applied for the tier with 
high power dissipation and less power for the tier with low power dissipation. The flow 
directions for each tier could be different. So the hotspot in tier 1 is close to the inlet of the 
pin fin channel in tier 1. The bulk fluid temperature rise affects the temperature on the two 
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active layers. So another fluid delivery method is to inject the fluid into the middle of the 
microgaps and then spread to the two ends (Figure 7.1(b)). The flow paths could be reduced 
to half of the previous study. So the bulk fluid temperature is expected to be reduced. 
 
 
(a)                                                                                 (b) 
Figure 7.1: Schematic of fluid delivery methods: (a) Double flow loops (b) Middle 
injection flow. 
 
(4) Flow boiling exhibits higher thermal performance than single phase cooling. However, 
it presents new challenge due to the instability caused by the nonuniform heating. Dynamic 
control of the system can be used to minimize the effect of the instability. In the present 
work, only mixture of Methanol and HFE 7200 has been explored. New fluid mixtures 
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